Linear LTC6412CUF Schematic

LTC6412

800MHz, 31dB Range

Analog-Controlled VGA

FEATURES

n

800MHz –3dB Small-Signal Bandwidth

n

Continuously-Adjustable Gain Control

n

–14dB to +17dB Linear-in-dB Gain Range

n

35dBm OIP3 at 240MHz Across All Gain Settings

n

10dB Noise Figure at Maximum Gain

n

(IIP3 – NF) = +8dBm at 240MHz Across All Gains

n

2.7nV/√Hz Input Referred Noise

n

Differential Inputs and Outputs

n

50Ω Input Impedance Across all Gains

n

Single Supply Operation from 3V to 3.6V

n

110mA Supply Current

n

4mm × 4mm × 0.75mm 24-Pin QFN Package

APPLICATIONS

n

IF Signal Chain Automatic Gain Control (AGC)

n

2.5G and 3G Cellular Basestation Transceivers

n

WiMAX, WiBro, WLAN Receivers

n

Satellite and GPS Receiver IF

DESCRIPTION

The LTC®6412 is a fully differential variable gain ampliﬁ er with linear-in-dB analog gain control. It is designed for AC-coupled operation in IF receiver chains from 1MHz to 500MHz. The part has a constant OIP3 across a wide output amplitude range and across the 31dB gain control range. The output noise (NF + Gain) is also ﬂ at versus gain to provide a uniform spurious-free dynamic range (SFDR) >120dB over the full gain control range at 240MHz.

®

The LTC6412 is ideal for interfacing with the LT LT5557 downconverting mixers, LTC6410-6 IF ampliﬁ er and the LTC6400/LTC6401/LTC6416 ADC drivers for use in 12-, 14-, and 16-bit ADC applications.

The LTC6412 recovers quickly from an overdrive condition, and the EN pin allows for a fast output signal disable to protect sensitive downstream components. Asserting the SHDN pin reduces the current consumption below 1mA for power-down or sleep modes.

L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

5527 and

TYPICAL APPLICATION

3.3V Fully Differential 240MHz IF Receiver Chain with 31dB Gain Control

3.3V

+OUT

G

+V

REF

V

–OUT

0.1μF

GAIN CONTROL (+ SLOPE MODE)

0.1μF

180nH180nH

10nF

IF INPUT

10nF

+IN

–IN

V

GND

CC

LTC6412

CM

V

SHDN

DECL2

DECL1

1nF

–V

0.1μF

EN

G

0.1μF

3.3V

+

+IN

V

LTC6400-8

V

CM

–

–IN

V

+OUT

–OUT

BPF

VGA Gain vs Frequency

Over Gain Control Range

20

3.3V

V

DD

+

A

IN

LTC2208

–

A

IN

V

GND

CM

6412 TA01

2.2μF

10

0

GAIN (dB)

–10

–20

–30

1 100 1000 10000

10

FREQUENCY (MHz)

G

MAX

G

MIN

6412 G01

6412fa

1

LTC6412

(Note 1)

Total Supply Voltage (VCC to GND) ...........................3.8V

Ampliﬁ er Input Current (+IN, –IN) ........................±20mA

Ampliﬁ er Output Current (+OUT, –OUT) ...............±70mA

Input Current (+V Input Current (V

, –VG, V

G

, DECL1, DECL2) ....................±10mA

CM

RF Input Power, Continuous, 50Ω ......................+15dBm

RF Input Power, 100μs pulse, 50Ω ....................+20dBm

Operating Temperature Range (Note 2).... –40°C to 85°C

Speciﬁ ed Temperature Range (Note 3) .... –40°C to 85°C

Storage Temperature Range ...................–65°C to 150°C

Junction Temperature ........................................... 150°C

, EN, SHDN ) .........±10mA

REF

PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS

TOP VIEW

VCCGND

SHDNENGND

24 23 22 21 20 19

1

+IN

2

–IN

3

V

4

CM

V

5

CM

6

V

CC

24-LEAD (4mm s 4mm) PLASTIC QFN

T

EXPOSED PAD (PIN 25) IS GND, MUST BE SOLDERED TO PCB

JMAX

25

7 8 9

DECL1

10 11 12

G

+V

GND

UF PACKAGE

= 150°C, θJA = 37°C/W

CC

V

GND

18GND

+OUT

17

–OUT

16

GND

15

DECL2

14 13

V

CC

G

REF

–V

GND

V

ORDER INFORMATION

LEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION SPECIFIED TEMPERATURE RANGE

LTC6412CUF#PBF LTC6412CUF#TRPBF 6412 LTC6412IUF#PBF LTC6412IUF#TRPBF 6412

24-Lead (4mm × 4mm) Plastic QFN 24-Lead (4mm × 4mm) Plastic QFN

Consult LTC Marketing for parts speciﬁ ed with wider operating temperature ranges. *The temperature grade is identiﬁ ed by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based ﬁ nish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel speciﬁ

cations, go to: http://www.linear.com/tapeandreel/

0°C to 70°C –40°C to 85°C

2

6412fa

LTC6412

DC ELECTRICAL CHARACTERISTICS

The l denotes speciﬁ cations that apply over the full operating temperature range, otherwise speciﬁ cations are at T V

is deﬁ ned as (+IN) – (–IN). V

IN(DIFF)

OUT(DIFF)

is deﬁ ned as (+OUT) – (–OUT). V deﬁ ned as [(+OUT) + (–OUT)]/2. Unless noted otherwise, default operating conditions are V to V

(negative gain slope mode), V

REF

= 3.3V. Differential power gain deﬁ ned at Z

OUT(CM)

differential.

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Gain Characteristics

G

MAX

G

MIN

G

RANGE

TC

GAIN

G

SLOPE

G

CONF(AVE)

G

CONF(MAX)

+IN and –IN Pins

R

IN(GMAX)

R

IN(GMIN)

V

INCM(GMAX)

V

INCM(GMIN)

, –VG, and V

+V

G

R

IH(+VG)

R

IH(–VG)

I

IL(+VG)

I

IL(–VG)

V

REF

Maximum Differential Power Gain (Note 4) –VG = 0V, V

Minimum Differential Power Gain (Note 4) –VG = 1.2V, V

Differential Power Gain Range G

Temperature Coefﬁ cient of Gain at Fixed V Gain Control Slope –VG = 0.2V to 1.0V, 85 Points, Slope of the

Average Conformance Error to Gain Slope Line –VG = 0.2V to 1.0V, 85 Points, Standard

Maximum Conformance Error to Gain Slope Line

Differential Input Resistance at Maximum Gain –VG = 0V, V

Differential Input Resistance at Minimum Gain –VG = 1.2V, V

Input Common Mode Voltage at Maximum Gain –VG = 0V, DC Blocking Capacitor to Input 640 mV Input Common Mode Voltage at Minimum Gain –VG = 1.2V, DC Blocking Capacitor to Input 640 mV

Pins

REF

+VG Input High Resistance +VG = 1.0V, –VG Tied to V

–VG Input High Resistance –VG = 1.0V, +VG Tied to V

+VG Input Low Current +VG = 0V, –VG Tied to V

–VG Input Low Current –VG = 0V, +VG Tied to V

Internal Bias Voltage –VG = 0V, +VG Tied to V

= 25°C. DC electrical performance measured using DC test circuit schematic.

A

= 100mV

IN(DIFF)

= 200mV

IN(DIFF)

MAX-GMIN

–VG = 0V to 1.2V –0.007 dB/°C

G

Least-Square Fit Line

is deﬁ ned as [(+IN) + (–IN)]/2. V

IN(CM)

= 3.3V, EN = 0.8V, SHDN = 2.2V, +VG tied

CC

= 50Ω differential and Z

SOURCE

16.1

l

15.5

–16.2

l

–16.8

30.7

l

30.1

–34.1

l

–34.7

OUT(CM)

LOAD

17.1 18.1

18.7

–14.9 –13.6

–13.0

31.9 33.1

33.7

–32.9 –31.7

–31.1

is

= 200Ω

0.12 0.20 dB

Error to the Least-Square Fit Line –VG = 0.2V to 1.0V, 85 points, Maximum

0.20 0.45 dB

Error to the Least-Square Fit Line

R

IN(+VG)

R

IN(–VG)

IN(DIFF)

= 1V/Δ I

= 100mV

= 200mV

IL(+VG)

IL(–VG)

REF

,

49

l

47 49

l

47

7.8

l

7.2

7.8

l

7.2 –9

l

–10

–9

l

–10 590

l

580

57 65

67

57 65

67

9.2 10.6

11.6

9.2 10.6

11.6

–5 –1

–1

–5 –1

–1

615 640

650

dB dB

dB/V dB/V

kΩ kΩ

μA μA

mV mV

Ω Ω

6412fa

3

LTC6412

DC ELECTRICAL CHARACTERISTICS

The l denotes speciﬁ cations that apply over the full operating temperature range, otherwise speciﬁ cations are at T V

is deﬁ ned as (+IN) – (–IN). V

IN(DIFF)

OUT(DIFF)

is deﬁ ned as (+OUT) – (–OUT). V deﬁ ned as [(+OUT) + (–OUT)]/2. Unless noted otherwise, default operating conditions are V to V

(negative gain slope mode), V

REF

= 3.3V. Differential power gain deﬁ ned at Z

OUT(CM)

differential.

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS SHDN Pin

V

IL(SHDN)

V

IH(SHDN)

I

IL(SHDN)

I

IH(SHDN)

EN Pin

V

IL(EN)

V

IH(EN)

I

IL(EN)

I

IH(EN)

Power Supply

V

S

I

S(TOT)

I

S(OUT)

I

Δ(OUT)

I

S(SHDN)

PSRR

MAX

PSRR

MIN

SHDN Input Low Voltage SHDN Input High Voltage SHDN Input Low Current SHDN = 0.8V SHDN Input High Current SHDN = 2.2V

EN Input Low Voltage EN Input High Voltage EN Input Low Current EN = 0.8V EN Input High Current EN = 2.2V

Operating Supply Range Total Supply Current All VCC Pins Plus +OUT and –OUT Pins

Sum of Supply Current to OUT Pins I

Delta of Supply Current to OUT Pins Current Imbalance to +OUT and –OUT

Supply Current in Shutdown I

Power Supply Rejection Ratio at Max Gain –VG = 0V, Output Referred 40 53 dB Power Supply Rejection Ratio at Min Gain –VG = 1.2V, Output Referred 40 53 dB

= 25°C. DC electrical performance measured using DC test circuit schematic.

A

is deﬁ ned as [(+IN) + (–IN)]/2. V

IN(CM)

= 3.3V, EN = 0.8V, SHDN = 2.2V, +VG tied

CC

= 50Ω differential and Z

SOURCE

l

2.2 V

l

–60 –30 –1 μA

l

–30 –15 –1 μA

l

2.2 V

l

–60 –30 –1 μA

l

–30 –15 –1 μA

l

3.0 3.3 3.6 V

is

OUT(CM)

= 200Ω

LOAD

0.8 V

110 135

S(OUT)

= I

+OUT

+ I

–OUT

l

44 55

l

140

60

0.5 1.5

at SHDN = 0.8V

S(OUT)

l

0.5 1.3

l

2.0

mA mA

4

6412fa

LTC6412

AC ELECTRICAL CHARACTERISTICS

The l denotes speciﬁ cations that apply over the full operating temperature range, otherwise speciﬁ cations are at T (Figure 3, Test Circuit A) unless otherwise noted. Default operating conditions are VCC = 3.3V, EN = 0.8V, SHDN = 2.2V, +VG tied to V (negative gain slope mode), and Z

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Small Signal

BW

GMAX

BW

GMIN

Sdd11 Input Match at Z

Sdd22 Output Match at Z

Sdd12 Reverse Isolation –VG = 0V to 1.2V, 10MHz-500MHz,

Transient Response

t

STEP(6dB)

t

STEP(12dB)

t

STEP(20dB)

t

OVDR

t

OFF

t

ON

70MHz Signal

G

MAX

G

MIN

G

RANGE

HD2 Second Harmonic Distortion P HD3 Third Harmonic Distortion P IM3 Third-Order Intermodulation f

OIP3 Output Third-Order Intercept f

P1dB NF

GMAX

NF

GMIN

140MHz Signal

G

MAX

G

MIN

G

RANGE

HD2 Second Harmonic Distortion P HD3 Third Harmonic Distortion P

–3dB Bandwidth for Sdd21 at Maximum Gain –VG = 0V, Test Circuit B 800 MHz –3dB Bandwidth for Sdd21 at Minimum Gain –VG = 1.2V, Test Circuit B 800 MHz

= 50Ω Differential –VG = 0V to 1.2V, 10MHz-500MHz,

SOURCE

= 200Ω Differential –VG = 0V to 1.2V, 10MHz-250MHz,

LOAD

6dB Gain Step Response Time Peak P

12dB Gain Step Response Time Peak P

20dB Gain Step Response Time Peak P

Overdrive Recovery Time at 70MHz –VG = 0V, PIN = +3dBm to –17dBm, Time to

Output Ampliﬁ er Disable Time P

Output Ampliﬁ er Enable Time P

Maximum Gain –VG = 0V, Test Circuit B 17 dB Minimum Gain –VG = 1.2V, Test Circuit B –15 dB Gain Range G

Output 1dB Compression Point at Max Gain –VG = 0V (Note 6) 13 dBm

GMAX

Noise Figure at Maximum Gain –VG = 0V (Note 5) 10 dB Noise Figure at Minimum Gain –VG = 1.2V (Note 5) 42 dB

Maximum Gain –VG = 0V, Test Circuit B 17 dB Minimum Gain –VG = 1.2V, Test Circuit B –15 dB Gain Range G

SOURCE

= Z

LOAD

= 25°C. Typical AC electrical performance measured in demo board DC1464A

A

= 50Ω unless otherwise noted.

Test Circuit B

= +4dBm, –VG = 0.2V to 0.4V,

OUT

Time to Settle Within 1dB of Final P

= +4dBm, –VG = 0.2V to 0.6V,

OUT

Time to Settle Within 1dB of Final P

= +4dBm, –VG = 0.2V to 0.8V,

OUT

Time to Settle Within 1dB of Final P

Settle Within 1dB of Final P

= 0dBm at EN = 0V, –VG = 0V,

OUT

EN = 0V to 3V, Time for P

= 0dBm at EN = 0V, –VG = 0V, EN = 3V to

OUT

0V, Time for P

MAX-GMIN

OUT

= 69.5MHz, f2 = 70.5MHz,

1

P

OUT

= 69.5MHz, f2 = 70.5MHz,

1

P

OUT

MAX-GMIN

OUT

= 0dBm, –VG = 0V to 1.0V –80 dBc = 0dBm, –VG = 0V to 1.0V –80 dBc

= –6dBm/Tone, –VG = 0V to 1.0V

= 0dBm, –VG = 0V to 1.0V –80 dBc = 0dBm, –VG = 0V to 1.0V –75 dBc

OUT

≥ –1dBm

OUT

≤ –20dBm

–20 dB

–10 dB

-80 dB

0.4 μs

25 ns

20 ns

32 dB

–90 dBc

39 dBm

32 dB

REF

6412fa

5

LTC6412

AC ELECTRICAL CHARACTERISTICS

The l denotes speciﬁ cations that apply over the full operating temperature range, otherwise speciﬁ cations are at T (Figure 3, Test Circuit A) unless otherwise noted. Default operating conditions are VCC = 3.3V, EN = 0.8V, SHDN = 2.2V, +VG tied to V (negative gain slope mode), and Z

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS

IM3 Third-Order Intermodulation f

OIP3 Output Third-Order Intercept f

P1dB NF

GMAX

NF

GMIN

240MHz Signal

G

MAX

G

MIN

G

RANGE

HD2 Second Harmonic Distortion P HD3 Third Harmonic Distortion P IM3 Third-Order Intermodulation f

OIP3 Output Third-Order Intercept f

P1dB NF

GMAX

NF

GMIN

280MHz/320MHz Signal

G

MAX

G

MID

G

MIN

G

RANGE

IM3

GMAX

IM3

GMID

IM3

GMIN

OIP3

Output 1dB Compression Point at Max Gain –VG = 0V (Note 6) 13 dBm

GMAX

Noise Figure at Maximum Gain –VG = 0V (Note 5) 10 dB Noise Figure at Minimum Gain –VG = 1.2V (Note 5) 42 dB

Maximum Gain –VG = 0V, Test Circuit B 17 dB Minimum Gain –VG = 1.2V, Test Circuit B –14 dB Gain Range G

Output 1dB Compression Point at Max Gain –VG = 0V (Note 6) 12 dBm

GMAX

Noise Figure at Maximum Gain –VG = 0V (Note 5) 10 dB Noise Figure at Minimum Gain –VG = 1.2V (Note 5) 42 dB

Maximum Gain f = 320MHz, P Medium Gain f = 320MHz, P Minimum Gain f = 320MHz, P Gain Range 320MHz, G Third-Order Intermodulation at Max Gain f1 = 280MHz, f2 = 320MHz,

Third-Order Intermodulation at Mid Gain f1 = 280MHz, f2 = 320MHz,

Third-Order Intermodulation at Min Gain f1 = 280MHz, f2 = 320MHz,

Output Third-Order Intercept at Max Gain f1 = 280MHz, f2 = 320MHz,

GMAX

Output Third-Order Intercept at Mid Gain f1 = 280MHz, f2 = 320MHz,

GMID

Output Third-Order Intercept at Min Gain f1 = 280MHz, f2 = 320MHz,

GMIN

SOURCE

= Z

LOAD

= 25°C. Typical AC electrical performance measured in demo board DC1464A

A

= 50Ω unless otherwise noted.

= 139.5MHz, f2 = 140.5MHz,

1

P

= –6dBm/Tone, –VG = 0V to 1.0V

OUT

= 139.5MHz, f2 = 140.5MHz,

1

P

= –6dBm/Tone, –VG = 0V to 1.0V

OUT

MAX-GMIN

= 0dBm, –VG = 0V to 1.0V –70 dBc

OUT

= 0dBm, –VG = 0V to 1.0V –70 dBc

OUT

= 239.5MHz, f2 = 240.5MHz,

1

P

= –6dBm/Tone, –VG = 0V to 1.0V

OUT

= 239.5MHz, f2 = 240.5MHz,

1

P

= –6dBm/Tone, –VG = 0V to 1.0V

OUT

= –3dBm, –VG = 0V 16.9 dB

OUT

= –5dBm, –VG = 0.6V 1.5 dB

OUT

= –5dBm, –VG = 1.2V –14.2 dB

OUT

MAX-GMIN

P

= –3dBm/Tone, –VG = 0V

OUT

P

= –5dBm/Tone, –VG = 0.6V

OUT

P

= –5dBm/Tone, –VG = 1.2V

OUT

P

= –3dBm/Tone, –VG = 0V

OUT

29.7 31.1 32.5 dB

26.0 30.5 dBm

P

= –5dBm/Tone, –VG = 0.6V

OUT

P

= –5dBm/Tone, –VG = 1.2V

OUT

–88 dBc

38 dBm

31 dB

–82 dBc

35 dBm

–72 dBc

–71 –65 dBc

–56 dBc

31.0 dBm

23.0 dBm

REF

6

6412fa

LTC6412

AC ELECTRICAL CHARACTERISTICS

The l denotes speciﬁ cations that apply over the full operating temperature range, otherwise speciﬁ cations are at T (Figure 3, Test Circuit A) unless otherwise noted. Default operating conditions are VCC = 3.3V, EN = 0.8V, SHDN = 2.2V, +VG tied to V (negative gain slope mode), and Z

SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS 380MHz Signal

G

MAX

G

MIN

G

RANGE

IM3 Third-Order Intermodulation f

OIP3 Output Third-Order Intercept f

P1dB NF

GMAX

NF

GMIN

Maximum Gain –VG = 0V, Test Circuit B 17 dB Minimum Gain –VG = 1.2V, Test Circuit B –14 dB Gain Range G

Output 1dB Compression Point at Max Gain –VG = 0V (Note 6) 11 dBm

GMAX

Noise Figure at Maximum Gain –VG = 0V (Note 5) 10.5 dB Noise Figure at Minimum Gain –VG = 1.2V (Note 5) 42 dB

SOURCE

= Z

LOAD

= 25°C. Typical AC electrical performance measured in demo board DC1464A

A

= 50Ω unless otherwise noted.

MAX-GMIN

= 379.5MHz, f2 = 380.5MHz,

1

P

= –6dBm/Tone, –VG = 0V to 1.0V

OUT

= 379.5MHz, f2 = 380.5MHz,

1

P

= –6dBm/Tone, –VG = 0V to 1.0V

OUT

31 dB

–72 dBc

30 dBm

REF

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. RF input power rating is guaranteed by design and engineering characterization, but not production tested. The absolute maximum continuous RF input power shall not exceed +15dBm

Note 2: The LTC6412C/LTC6412I are guaranteed functional over the operating temperature range of –40°C to 85°C.

Note 3: The LTC6412C is guaranteed to meet speciﬁ ed performance from 0°C to 70°C. It is designed, characterized and expected to meet speciﬁ ed performance from –40°C and 85°C but is not tested or QA sampled at these temperatures. The LT6412I is guaranteed to meet speciﬁ ed performance from –40°C to 85°C.

Note 4: Power gain is deﬁ ned at Z Voltage gain for this test condition is 6dB higher than the stated power gain.

SOURCE

= 50Ω and Z

LOAD

= 200Ω.

Note 5: e e where e NF = 50Ω noise ﬁ gure in dB k = Boltzmann’s constant = 1.38 • 10 T = Absolute temperature in °K = °C + 273 Note 6: P1dB compression of the output ampliﬁ er cannot be achieved

in the minimum gain state while complying with the absolute maximum rating for input RF power.

can be calculated from 50Ω NF with the formula:

n

= √{4kT(50)(10

n

= Input referred voltage noise in V/√Hz

n

NF/10

– 1)}

–23

J/°K

6412fa

7

LTC6412

TYPICAL PERFORMANCE CHARACTERISTICS

Electrical Performance in Test Circuits A and B at TA = 25°C and VCC = 3.3V unless otherwise noted.

Differential Gain (Sdd21) vs Frequency Over 11 Gain Settings

20

10

0

GAIN (dB)

–10

G

–20

–30

1 100 1000 10000

10

FREQUENCY (MHz)

MIN

Differential Input Match (Sdd11) vs Frequency Over 11 Gain Settings

0

–10

G

MAX

Common Mode Gain (Scc21) vs Frequency Over 11 Gain Settings

G

MAX

6412 G01

20

0

–20

GAIN (dB)

–40

–60

–80

1 100 1000 10000

10

FREQUENCY (MHz)

G

MAX

G

MIN

6412 G02

CM-to-DM Gain (Sdc21) vs Frequency Over 11 Gain Settings

0

G

–20

–40

GAIN (dB)

–60

–80

1 100 1000 10000

10

FREQUENCY (MHz)

MAX

G

MIN

6412 G03

Differential Reverse Isolation Differential Output Match (Sdd22) vs Frequency Over 11 Gain Settings

0

G

MAX

G

–10

MIN

(Sdd12) vs Frequency Over 6 Gain

Settings

–40

G

MAX

–60

–20

RETURN LOSS (dB)

–30

–40

1 100 1000 10000

10

FREQUENCY (MHz)

Differential Input Smith Chart (Sdd11) 10MHz to 500MHz Over 6 Gain Settings

ZO = 50Ω

G

MIN

G

MAX

6412 G07

G

MIN

6412 G04

–20

RETURN LOSS (dB)

–30

–40

1 100 1000 10000

10

FREQUENCY (MHz)

6412 G05

–80

ISOLATION (dB)

–100

–120

1 100 1000 10000

10

FREQUENCY (MHz)

G

MIN

6412 G06

Differential Output Smith Chart (Sdd22) 10MHz to 500MHz Over 6 Gain Settings

= 200Ω

Z

O

10MHz

G

120MHz

MAX

240MHz

G

MIN

380MHz

500MHz

6412 G08

Supply Current vs Supply Voltage

Over Temperature

120

115

30°C

110

105

100

TOTAL SUPPLY CURRENT (mA)

95

90

3.0

85°C

–40°C

3.2 3.3 3.4

3.1 SUPPLY VOLTAGE (V)

0°C

3.5 3.6

6412 G09

6412fa

8

Linear LTC6412CUF Schematic [ru]

Specifications and Main Features

Frequently Asked Questions

User Manual