LG Display LP173WF1-TLA1 Specification
Global LCD Panel Exchange Center
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
SPECIFICATION
FOR
APPROVAL
() Preliminary Specification
()Final Specification
Title 17.3” FHD TFT LCD
BUYER ASUS
MODEL
APPROVED BY
/
/
SIGNATURE
SUPPLIER LG Display Co., Ltd.
*MODEL LP173WF1
Suffix TLA1
*When you obtain standard approval,
please use the above model name without suffix
APPROVED BY SIGNATURE
K. J. KWON / S.Manager
REVIEWED BY
G. J. Han / Manager
PREPARED BY
/
S. W. Park / Engineer
S. W. Kim / Engineer
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 0.0 Oct.15.2009
Product Engineering Dept.
LG Display Co., Ltd
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
1/ 34
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
Contents
No ITEM
COVER
CONTENTS
RECORD OF REVISIONS
1 GENERAL DESCRIPTION
2 ABSOLUTE MAXIMUM RATINGS
3 ELECTRICAL SPECIFICATIONS
3-1 ELECTRICAL CHARACTREISTICS
3-2 INTERFACE CONNECTIONS
3-3 LVDS SIGNAL TIMING SPECIFICATIONS
3-4 SIGNAL TIMING SPECIFICATIONS
3-5 SIGNAL TIMING WAVEFORMS
3-6 COLOR INPUT DATA REFERNECE
3-7 POWER SEQUENCE
4 OPTICAL SFECIFICATIONS
Page
1
2
3
4
5
6
8
9
11
11
12
13
14
5 MECHANICAL CHARACTERISTICS
6 RELIABLITY
7 INTERNATIONAL STANDARDS
7-1 SAFETY
7-2 EMC
7-3 Environment
8 PACKING
8-1 DESIGNATION OF LOT MARK
8-2 PACKING FORM
9 PRECAUTIONS
A APPENDIX A. Enhanced Extended Display Identification Data
Ver. 0.0 Oct.15.2009
17
27
28
28
28
29
29
30-31
32-34
2/ 34
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
RECORD OF REVISIONS
Revision No Revision Date Page Description
0.0 Oct. 15. 2009 - First Draft 0.0
EDID
ver
Ver. 0.0 Oct.15.2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/ 34
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LP173WF1 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally white mode. This TFT-LCD has 17.3 inches diagonally measured active display area with FHD
resolution (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is
determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144
colors. The LP173WF1 has been designed to apply the interface method that enables low power, high
speed, low EMI. The LP173WF1 is intended to support applications where thin thickness, low power are
critical factors and graphic displays are important. In combination with the vertical arrangement of the subpixels, the LP173WF1 characteristics provide an excellent flat display for office automation products such as
Notebook PC.
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
EEPROM Block
EEPROM Block
for EDID
for EDID
EEPROM Block
EEPROM Block
for Tcon Operating
User connector
for Tcon Operating
1
TFT-LCD Panel
40
Pin
Timing Control
LVDS
2port
VCC
VLED
LED_EN
PWM
Timing Control
(Tcon) Block
(Tcon) Block
DVCC
Power
Block
LED Driver
LED Driver
Block
TCLKs
Power
Block
Block
VGH, VGL, GMA
Control & Data Power
M
i
n
i
-
L
V
D
S
DVCC, AVDD
GIP CLKs, DSC
VOUT_LED
FB1~6
1080
(FHD, GIP, TN)
Source Driver
(Bottom Bent)
LED Backlight Ass’y
EDID signal & Power
General Features
Active Screen Size 17.3 inches diagonal
Outline Dimension 398.1(H, Typ.) Ý 232.8(V, Typ.) Ý 6.0(D, Max.) mm
Pixel Pitch 0.1989 X 0.1989 mm
Pixel Format 1920 horiz. by 1080 vert. Pixels RGB strip arrangement
Color Depth 6-bit, 262,144 colors
2
Luminance, White 300 cd/m
(Typ., @ I
Power Consumption Total 8.5W(Typ.) Logic : 2.0W (Typ.@ Mosaic), B/L : 6.5W (Typ.@ VLED 12V )
Weight 580g (Max.)
Display Operating Mode Transmissive mode, normally white
Surface Treatment Glare treatment (4H) of the front Polarizer
RoHS Compliance Yes
BFR / PVC / As Free Yes for all
=22mA)
LED
1920
Ver. 0.0 Oct.15.2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4/ 34
www.panelook.com
Global LCD Panel Exchange Center
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter Symbol
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
VCC -0.3 4.0 Vdc at 25 r 5qC
TOP 050qC1
HST -20 60 qC1
HOP 10 90 %RH 1
HST 10 90 %RH 1
Values
Units Notes
Min Max
Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39
Wet Bulb
Temperature [
10
0
20
]
30
qC Max, and no condensation of water.
90% 80%
60
50
40
60%
Humidity[(%)RH]
40%
20%
10%
Storage
Operation
-20
10
20 30 40 50
60 70 800
Dry Bulb Temperature []
Ver. 0.0 Oct.15.2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5/ 34
www.panelook.com
Global LCD Panel Exchange Center
3. Electrical Specifications
3-1. Electrical Characteristics
The LP173WF1 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.
Table 2. ELECTRICAL CHARACTERISTICS
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
Parameter Symbol
Unit Notes
Min Typ Max
LOGIC :
Values
Power Supply Input Voltage V
Power Supply Input Current I
Power Consumption P
Power Supply Inrush Current I
LVDS Impedance Z
CC 3.0 3.3 3.6 V 1
CC - 600 680 mA 2
CC - 1.98 2.24 W 2
CC_P - 770 900 mA 4
LVDS 90 100 110
ȳ
BACKLIGHT : ( with LED Driver)
LED Power Input Voltage V
LED Power Input Current I
LED Power Consumption P
LED Power Inrush Current I
LED 7.5 12.0 21.0 V 6
LED - TBD TBD mA 7
LED - TBD TBD W 7
LED_P - 450 550 mA 8
PWM Duty Ratio 5 - 100 % 9
PWM Jitter
PWM Impedance Z
-
PWM 20 40 60 kȳ
0-0.2%10
5
PWM Frequency F
PWM High Level Voltage V
PWM Low Level Voltage V
LED_EN Impedance Z
LED_EN High Voltage V
LED_EN Low Voltage V
PWM 200 - 1000 Hz 11
PWM_H
PWM_L
PWM 20 40 60 kȳ
LED_EN_H 3.0 - 5.3 V
LED_EN_L 0-0.5V
3.0 - 5.3 V
0-0.5V
Life Time 12,000 - - Hrs 12
Ver. 0.0 Oct.15.2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/ 34
www.panelook.com
Global LCD Panel Exchange Center
Note)
1. The measuring position is the connector of LCM and the test condition is under 25, fv = 60Hz,
Black pattern.
2. The specified Icc current and power consumption are under
the Vcc = 3.3V , 25, fv = 60Hz condition whereas Mosaic pattern
is displayed and fv is the frame frequency.
3. The below figures aire the measuring Vcc condition and the Vcc control block LGD used.
The Vcc condition is same the minimum of T1 at Power on sequence.
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
Rising time
Vcc
0V
4. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
5. The measuring position is the connector of LCM and the test conditions are under 25.
6. The current and power consumption with LED Driver are under the Vled = 12.0V , 25, Dimming of
Max luminance whereas White pattern is displayed and fv is the frame frequency.
7. The below figures aire the measuring Vled condition
and the Vled control block LGD used.
VLED control block is same with Vcc control block.
90%
10%
0.5ms
3.3V
Rising time
LED
V
12.0V
90%
0V
8. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
9. If Jitter of PWM is bigger than maximum. It may cause flickering.
10. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
11. The life time is determined as the time at which the typical brightness of LCD is 50% compare to that of
initial value at the typical LED current. These LED backlight has 6 strings on it and the typical current
of LED’s string is base on 22mA.
Ver. 0.0 Oct.15.2009
10%
0.5ms
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/ 34
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD employs two interface connections, a 40 pin connector is used for the module electronics interface
and the other connector is used for the integral backlight system.
The electronics interface connector is a model
Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)
Pin Symbol Description Notes
1 DIAG_LOOP Buyer’s Test loop to 34pin
2 VDD Power Supply (3.3V typ.)
3 VDD Power Supply (3.3V typ.)
4 V EEDID DDC 3.3V power
5 BIST Panel Self Test
6 CLK EEDID DDC clock / SMBus clock
7 DATA EEDLD DDC data / SMBus data
8 Odd_Rin0- - LVDS differential data input (R0-R5,G0)
9 Odd_Rin0+ + LVDS differential data input (R0-R5,G0)
10 GND Ground
11 Odd_Rin1- - LVDS differential data input (G1-G5,B0-B1)
12 Odd_Rin1+ + LVDS differential data input (G1-G5,B0-B1)
13 GND Ground
14 Odd_Rin2- - LVDS differential data input (B2-B5,HS,VS,DE)
15 Odd_Rin2+ + LVDS differential data input (B2-B5,HS,VS,DE)
16 GND Ground
17 Odd_ClkIN- - LVDS differential clock input
18 Odd_ClkIN+ + LVDS differential clock input
19 GND No Connection
20 Even Rin0- - LVDS differential data input (R0-R5,G0)
21 Even Rin0+ + LVDS differential data input (R0-R5,G0)
22 GND Ground
23 Even Rin1- - LVDS differential data input (G1-G5,B0-B1)
24 Even Rin1+ + LVDS differential data input (G1-G5,B0-B1)
25 GND Ground
26 Even Rin2- - LVDS differential data input (B2-B5,HS,VS,DE)
27 Even Rin2+ + LVDS differential data input (B2-B5,HS,VS,DE)
28 GND Ground
29 Even ClkIN- - LVDS differential clock input
30 Even ClkIN+ + LVDS differential clock input
31
32
33
34 DIAG_LOOP Buyer’s Test loop to 1pin
35 PWM PWM for luminance control
36 LED_EN BL On/Off
37 NC No Connection.
38 VLED 7V-21V LED power
39 VLED 7V-21V LED power
40 VLED 7V-21V LED power
GND
GND
GND
LED power return
LED power return
LED power return
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
20455-040E manufactured by UJU & LSMtron
[Interface Chip]
1. LCD :
SW, SW0617(LCD Controller)
Including LVDS Receiver.
2. System : SiWLVDSRx or equivalent
* Pin to Pin compatible with LVDS
[Connector]
UJU IS050-L40B-C10
LSMtron GT05Q-40S-H10
or equivalent
[Mating Connector]
20345-#40E-## series
or equivalent
[Connector pin arrangement]
140
Ver. 0.0 Oct.15.2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/ 34
www.panelook.com
Global LCD Panel Exchange Center
3-3. LVDS Signal Timing Specifications
3-3-1. DC Specification
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
Description
LVDS Differential Voltage |V
LVDS Common mode Voltage V
LVDS Input Voltage Range V
3-3-2. AC Specification
Description Symbol Min Max Unit Notes
LVDS Clock to Data Skew Margin
Symb
ol
| 100 600 mV -
ID
CM
IN
t
SKEW
t
SKEW
Min Max Unit Notes
0.6 1.8 V -
0.3 2.1 V -
- 400 + 400 ps
- 600 + 600 ps
85MHz > Fclk ˻
65MHz > Fclk ˻
65MHz
25MHz
LVDS Clock to Clock Skew Margin (Even
to Odd)
Maximum deviation
of input clock frequency during SSC
Maximum modulation frequency
of input clock during SSC
Ver. 0.0 Oct.15.2009
t
SKEW_EO
F
DEV
F
MOD
- 1/7 + 1/7 T
clk
- · 3% -
- 200 KHz -
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
-
9/ 34
www.panelook.com
Global LCD Panel Exchange Center
Freq.
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
< Clock skew margin between channel >
F
max
F
center
F
min
3-3-3. Data Format
1) LVDS 2 Port
X
m
tvk
< Spread Spectrum >
m
QGm
Time
kl}
< LVDS Data Format >
Ver. 0.0 Oct.15.2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
10/ 34
www.panelook.com
Global LCD Panel Exchange Center
3-4. Signal Timing Specifications
This is the signal timing required at the input of the User connector. All of the interface signal timing should be
satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.
ITEM Symbol Min Typ Max Unit Note
www.panelook.com
LP173WF1
Liquid Crystal Display
Product Specification
Table 5. TIMING TABLE
DCLK Frequency f
Period t
Hsync
Width t
Width-Active t
Period t
Vsync
Width t
Width-Active t
Horizontal back porch t
Data
Enable
Horizontal front porch t
Vertical back porch t
Vertical front porch t
CLK
HP
WH
WHA
VP
WV
WVA
HBP
HFP
VBP
VFP
- 74.9 - MHz 2port
1086 1138 1190
32 48 56
tCLK 2port
960 960 960
1093 1097 1101
234
tHP
1080 1080 1080
68 98 134
tCLK 2port
26 32 40
10 12 14
tHP
123
Note)
1. In this documentation, all reliabilities are specified for timing specification based on refresh rate of 60Hz.
However, LP173WF1 has a good actual performance even at lower refresh rate( eg. 40Hz or 50Hz) for
power saving mode, whereas LP173WF1 is secured only for function under lower refresh rate.
60Hz at Normal mode, 50Hz ,40 Hz at Power save mode. Don’t care Flicker level (power save mode).
Condition : VCC=3.3V
3-5. Signal Timing Waveforms
t
Hsync
t
WH
t
HBP
Date Enable
t
WV
Vsync
t
VBP
Date Enable
Ver. 0.0 Oct.15.2009
HP
t
VP
High: 0.7VCC
Low: 0.3VCC
tWHA
tWVA
t
t
HFP
VFP
11/ 34
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...