LG Display LP173WD1-TPE1 Specification
( ) Preliminary Specification
(●) Final Specification
Title 17.3” HD+ TFT LCD
LP173WD1
Liquid Crystal Display
Product Specification
SPECIFICATION
FOR
APPROVAL
BUYER ACER
MODEL
APPROVED BY
/
/
/
SIGNATURE
SUPPLIER LG Display Co., Ltd.
*MODEL LP173WD1
Suffix TPE1
*When you obtain standard approval,
please use the above model name without suffix
APPROVED BY SIGNATURE
J. Y. Lee / S.Manager
REVIEWED BY
Y. S. Ha / Manager
PREPARED BY
H. S. Suh / Engineer
D. H. Tao / Engineer
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 1.0 Apr. 04, 2013
Product Engineering Dept.
LG Display Co., Ltd
1/ 27
Product Specification
Contents
LP173WD1
Liquid Crystal Display
No
COVER
CONTENTS
RECORD OF REVISIONS
1
2
3
4 OPTICAL SFECIFICATIONS
GENERAL DESCRIPTION
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL SPECIFICATIONS
ELECTRICAL CHARACTREISTICS
3-1
INTERFACE CONNECTIONS
3-2
eDP SIGNAL TIMING SPECIFICATIONS
3-3
3-4 SIGNAL TIMING SPECIFICATIONS
3-5 SIGNAL TIMING WAVEFORMS
3-6 COLOR INPUT DATA REFERNECE
3-7 POWER SEQUENCE
ITEM
Page
1
2
3
4
5
6-7
8
9
10
10
11
12
13-15
5 MECHANICAL CHARACTERISTICS
6 RELIABLITY
7 INTERNATIONAL STANDARDS
7-1 SAFETY
7-2 EMC
8 PACKING
8-1 DESIGNATION OF LOT MARK
8-2 PACKING FORM
9 PRECAUTIONS
A APPENDIX A. Enhanced Extended Display Identification Data
Ver. 1.0 Apr. 04, 2013
16-19
20
21
22
23-24
25-27
2/ 27
Product Specification
RECORD OF REVISIONS
LP173WD1
Liquid Crystal Display
Revision No Revision Date Page Description
0.0 Sep. 13, 2012 - First Draft (Preliminary Specification) -
0.1 Nov. 21, 2012 10 Update TIMING TABLE 0.0
25-27 Update EDID
0.2 Nov. 27, 2012 18 Update Rear View 0.0
22 Update Label
0.3 Dec. 13, 2012 6 Update Electrical Specifications 0.1
13 Update Optical Specification
14 Update Gray scale specification
25-27 Update EDID
0.4 Jan. 21. 2013 31 Update Optical Specification 0.1
1.0 Apr. 04. 2013 21 Update International Standards 0.1
EDID
ver
Ver. 1.0 Apr. 04, 2013
3/ 27
LP173WD1
Liquid Crystal Display
Product Specification
1. General Description
The LP173WD1 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally white mode. This TFT-LCD has 17.3 inches diagonally measured active display area with
WHD+ resolution(1600 horizontal by 900 vertical pixel array). Each pixel is divided into Red, Green and
Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel
color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than
262,144 colors. The LP173WD1 has been designed to apply the interface method that enables low power,
high speed, low EMI. The LP173WD1 is intended to support applications where thin thickness, low power
are critical factors and graphic displays are important. In combination with the vertical arrangement of the
sub-pixels, the LP173WD1 characteristics provide an excellent flat display for office automation products
such as Notebook PC.
EEPROM Block
for Tcon Operating
User connector
30
Pin
AUX
eDP
1Lane
VCC
Timing Control
(Tcon) Block
DVCC
Power
Block
TCLKs
AVCC, AVDD
VGH, VGL, GMA
GIP CLKs, DSC
1
TFT-LCD Panel
(HD+, GIP, TN)
900
Source Driver
(Bottom Bent)
1600
LED Backlight Ass‟y
VLED
LED_EN
PWM
Control & Data Power
LED Driver
Block
FB 1~4
EDID signal & Power
General Features
Active Screen Size 17.3 inches diagonal
Outline Dimension
Pixel Pitch 0.23868 X 0.23868 mm
Pixel Format 1600 horiz. by 900 vert. Pixels RGB strip arrangement
Color Depth 6-bit, 262,144 colors
Luminance, White 220 cd/m2(Typ., @I
Power Consumption Total : 6.2 W (Typ.) [ Logic : 1.4 W (Typ.) @Mosaic, Back Light : 4.8 W (Typ.) ]
Weight 570g (Max.)
Display Operating Mode Transmissive mode, normally white
Surface Treatment Glare treatment of the front Polarizer
RoHS Comply Yes
BFR / PVC / As Free Yes for all
Ver. 1.0 Apr. 04, 2013
398.1(H, Typ.) × 232.8(V, Typ.) × 6.0(D, Max.) mm
=27mA)
LED
VOUT_LED
4/ 27
LP173WD1
Liquid Crystal Display
Product Specification
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter Symbol
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
VCC -0.3 4.0 Vdc at 25 5C
TOP 0 50 C 1
HST -20 60 C 1
HOP 10 90 %RH 1
HST 10 90 %RH 1
Values
Units Notes
Min Max
Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39C Max, and no condensation of water.
90% 80%
60%
Humidity[(%)RH]
Storage
40%
Operation
20%
10%
Wet Bulb
Temperature [℃]
20
10
0
60
50
40
30
-20
10
20 30 40 50
60 70 800
Dry Bulb Temperature [℃]
Ver. 1.0 Apr. 04, 2013
5/ 27
LP173WD1
Liquid Crystal Display
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
The LP173WD1 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.
Table 2. ELECTRICAL CHARACTERISTICS
Parameter Symbol
Unit Notes
Min Typ Max
LOGIC :
Power Supply Input Voltage VCC 3.0 3.3 3.6 V 1
Power Supply Input Current Mosaic ICC - 425 485 mA 2
Power Consumption PCC - 1.4 1.6 W 2
Power Supply Inrush Current ICC_P - - 1500 mA 4
eDP Impedance ZeDP 90 100 110 Ω 5
BACKLIGHT : ( with LED Driver)
LED Power Input Voltage VLED 7.0 12.0 20.0 V 6
LED Power Input Current ILED - 400 435 mA 7
LED Power Consumption PLED - 4.8 5.2 W 7
LED Power Inrush Current ILED_P - - 2000 mA 8
PWM Duty Ratio 6 - 100 % 9
Values
PWM Jitter
-
0 - 0.2 % 10
PWM Impedance ZPWM 20 40 60 kΩ
PWM Frequency FPWM 200 - 1000 Hz 11
PWM High Level Voltage V
PWM Low Level Voltage V
PWM_H
PWM_L
3.0 - 3.6 V
0 - 0.3 V
LED_EN Impedance ZPWM 20 40 60 kΩ
LED_EN High Voltage VLED_EN_H 3.0 - 3.6 V
LED_EN Low Voltage VLED_EN_L 0 - 0.3 V
Life Time 12,000 - - Hrs 12
Ver. 1.0 Apr. 04, 2013
6/ 27
LP173WD1
Liquid Crystal Display
Product Specification
Note)
1. The measuring position is the connector of LCM and the test conditions are under 25℃, fv = 60Hz,
Black pattern.
2. The specified Icc current and power consumption are under
the Vcc = 3.3V , 25℃, fv = 60Hz condition and Mosaic pattern.
3. This Spec. is the max load condition for the cable impedance designing.
4. The below figures are the measuring Vcc condition and the Vcc control block LGD used.
The Vcc condition is same as the minimum of T1 at Power on sequence.
Rising time
Vcc
0V
10%
90%
3.3V
0.5ms
5. This impedance value is needed for proper display and measured form eDP Tx to the mating connector.
6. The measuring position is the connector of LCM and the test conditions are under 25℃.
7. The current and power consumption with LED Driver are under the Vled = 12.0V , 25℃, Dimming of
Max luminance and White pattern with the normal frame frequency operated(60Hz).
8. The below figures are the measuring Vled condition
and the Vled control block LGD used.
VLED control block is same with Vcc control block.
Rising time
VLED
0V
10%
90%
12.0V
0.5ms
9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
10. If Jitter of PWM is bigger than maximum, it may induce flickering.
11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
12. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum
value specified in table 7. under general user condition.
Ver. 1.0 Apr. 04, 2013
7/ 27
LP173WD1
Liquid Crystal Display
Product Specification
3-2. Interface Connections
This LCD employs two interface connections, a 30 pin connector used for the module electronics interface and
the other connector used for the integral backlight system.
Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)
Pin Symbol Description Notes
[Interface Chip]
1, Interface chips
1.1 LCD :SiW, SW0661 (LCD Controller)
including esp. Receiver
1.2 System : GM60028 or ANX9804
or equivalent
* Pin to Pin compatible with esp.
[Connector]
Hirose, KN38-30S-0.5H
[Mating Connector]
CABLINE-VS PLUG CABLE ASS‟Y
or equivalent.
[Connector pin arrangement]
30
[LCD Module Rear View]
1
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
2
3
4
5
6
7
8
9
NC
GND High Speed (Main Link) Ground
NC No Connection
NC No Connection
GND High Speed (Main Link) Ground
Lane0_N Complement Signal-Lane 0
Lane0_p True Signal-Main Lane 0
GND High Speed (Main Link) Ground
AUX_P True Signal-Auxiliary Channel
AUX_N Complement Signal-Auxiliary Channel
GND High Speed (Main Link) Ground
VCC
VCC
NC
GND Ground
GND Ground
HPD HPD signal pin
GND LED Backlight Ground
GND LED Backlight Ground
GND LED Backlight Ground
GND LED Backlight Ground
LED_EN
PWM
NC
NC
VLED
VLED
VLED
VLED
NC
No Connection
LCD Logic and driver power (3.3V Typ.)
LCD Logic and driver power (3.3V Typ.)
No Connection
LED Backlight On/Off
System PWM Signal input for dimming
No Connection
No Connection
LED Backlight Power
LED Backlight Power
LED Backlight Power
LED Backlight Power
No Connection
Ver. 1.0 Apr. 04, 2013
8/ 27
LP173WD1
Liquid Crystal Display
Product Specification
3-3. eDP Signal Timing Specifications
3-3-1. DC Specification
The VESA Display Port related AC specification is compliant with the VESA Display Port Standard v1.1a.
Description Symbol Min Max Unit Notes
Differential peak-to-peak Input voltage
Rx DC common mode voltage VCM 0 2.0 V -
VDIFF p-p
120 -
mV
40 - For reduced bit rate
For high bit rate
3-3-2. AC Specification
The VESA Display Port related AC specification is compliant with the VESA Display Port Standard v1.1a.
Description Symbol Min Typ Max Unit Notes
Unit Interval for high bit rate
(2.7Gbps/lane)
Unit Interval for high bit rate
(1.62Gbps/lane)
Lane-to-Lane skew
UI_High_Rate - 370 - ps
UI_Low_Rate - 617 - ps
V Rx-SKEWINTER_PAIR
- - 5200 ps -
Range is nominal ±350ppm.
DisplayPort Link Rx does not
require local crystal for link
clock generation
Lane intra-pair skew
Ver. 1.0 Apr. 04, 2013
V Rx-SKEWINTRA_PAIR
- - 100 ps For high bit rate
- - 300 ps For reduced bit rate
9/ 27
Loading...