The information contained in this document has been carefully researched and is, to the best
of our knowledge, accurate. However, we assume no liability for any product failures or
damages, immediate or consequential, resulting from the use of the information provided
herein. Our products are not intended for use in systems in which failures of product could
result in personal injury. All trademarks mentioned herein are property of their respective
owners. All specifications are subject to change without notice.
Datasheet
LG Display
LP156WF6-SPB1
HD-10-101
(◆) Preliminary Specification
() Final Specification
Title15.6” FHD TFT LCD
LP156WF6
Liquid Crystal Display
Product Specification
SPECIFICATION
FOR
APPROVAL
CustomerGeneral
MODEL
SIGNATUREAPPROVED BY
/
/
/
SUPPLIERLG Display Co., Ltd.
*MODELLP156WF6
SuffixSPB1
*When you obtain standard approval,
please use the above model name without suffix
APPROVED BY
APPROVED BY
D. Y. Kim / S.Manager
REVIEWED BY
REVIEWED BY
C. J. Park / Manager
PREPARED BY
PREPARED BY
J. T. Kim / Engineer
C. K. Uh / Engineer
SIGNATURE
SIGNATURE
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 0.1May. 26, 2014
Products Engineering Dept.
LG Display Co., Ltd
1 / 40
LP156WF6
Liquid Crystal Display
Product Specification
Contents
RECORD OF REVISIONS……………………………………………………………………3
1. GENERAL DESCRIPTION………………………………………………………………4
2. ABSOLUTE MAXIMUM RATINGS……………………………………………………...5
APPENDIX A. LGD PROPOSAL FOR SYSTEM COVER DESIGN………………...……………..……. 28
PPENDIX B. LGD PROPOSAL FOR eDP INTERFACE DESIGN GUIDE…………….……………….34
APPENDIX C. ENHANCED EXTENDED DISPLAY IDENTIFICAION DATA….…………………….….. 38
Ver. 0.1May. 26, 2014
2 / 40
Product Specification
Record of Revisions
LP156WF6
Liquid Crystal Display
Revision No Revision DatePageDescription
0.0Mar. 27, 2014-Preliminary Specification-
4,6,7Update Power Consumption
0.1May. 26. 2014
38-40Update EDID
EDID
version
0.1
Ver. 0.1May. 26, 2014
3 / 40
LP156WF6
Liquid Crystal Display
Product Specification
1. General Description
The LP156WF6 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally white mode. This TFT-LCD has 15.6 inches diagonally measured active display area with FHD
resolution (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is
determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144
colors. The LP156WF6 has been designed to apply the interface method that enables low power, high
speed, low EMI. The LP156WF6 is intended to support applications where thin thickness, low power are
critical factors and graphic displays are important. In combination with the vertical arrangement of the subpixels, the LP156WF6 characteristics provide an excellent flat display for office automation products such as
Notebook PC.
EEPROM
1
for EDID & T-Con
TFT-LCD Panel
User connector
Main Link
AUX
HPD
I2C
Timing
Controller
Data Signal,
Gate Signal
TFT-LCD Panel
(1920 x RGB x 1080)
(1920 x RGB x 1080)
1080
DVCC
30
Pin
VCC
VLED
LED_EN
PWM
Power Block
LED Driver
DVCC, AVDD,
Vcom, Gamma
VOUT_LED
LED Cathode
Source Driver
LED Backlight
General Features
Active Screen Size15.6 inches diagonal
Outline Dimension
Pixel Pitch0.17925 mm X 0.17925 mm
Pixel Format1920 horiz. By 1080 vert. Pixels RGB strip arrangement
1. The measuring position is the connector of LCM and the test conditions are under 25℃, fv = 60Hz
2. The specified ICCcurrent and power consumption are under the VCC= 3.3V , 25℃, fv = 60Hz condition
and Mosaic pattern.
2
3. The VCCrising time is same as the minimum of T1 at Power on sequence.
Rising time
V
CC
0V
10%
90%
3.3V
0.5ms
Ver. 0.1May. 26, 2014
6 / 40
Product Specification
3-2. LED Backlight Electrical Characteristics
Table 3. LED B/L ELECTRICAL CHARACTERISTICS
LP156WF6
Liquid Crystal Display
ParameterSymbol
UnitNotes
MinTypMax
LED Power Input VoltageVLED5.512.021.0V1
Values
LED Power Input CurrentILED-
LED Power ConsumptionPLED-
359371
4.34.4
mA
W
LED Power Inrush CurrentILED_P--1.5A3
PWM Duty Ratio5-100%4
PWM Jitter0-0.2%5
PWM FrequencyFPWM200-1000Hz6
PWM
High Level VoltageV
Low Level VoltageV
PWM_H
PWM_L
3.0-5.3V
0-0.3V
High VoltageVLED_EN_H3.0-5.3V
LED_EN
Low VoltageVLED_EN_L0-0.3V
Life Time12,000--Hrs7
Note)
1. The measuring position is the connector of LCM and the test conditions are under 25℃.
2. The current and power consumption with LED Driver are under the V
= 12.0V , 25℃, PWM Duty 100%
LED
and White pattern with the normal frame frequency operated(60Hz).
3. The V
rising time is same as the minimum of T13 at Power on sequence.
LED
12.0V
Rising time
90%
VLED
2
0V
10%
0.5ms
4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
5. If Jitter of PWM is bigger than maximum, it may induce flickering.
6. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz.
In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent
brightness control at any specific level desired.
7. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum
value specified in table 7. under general user condition.
Ver. 0.1May. 26, 2014
7 / 40
Liquid Crystal Display
Product Specification
3-3. Interface Connections
Table 4. MODULE CONNECTOR PIN CONFIGURATION (CN1)
Pin SymbolDescriptionNotes
1NC ReservedReserved for LCD manufacturer’s use
2GNDHigh Speed Ground
3Lane1_NComplement Signal Link Lane 1
4Lane1_PTrue Signal Link Lane 1
5GNDHigh Speed Ground
6Lane0_NComplement Signal Link Lane 0
7Lane0_PTrue Signal Link Lane 0
8GNDHigh Speed Ground
LP156WF6
9AUX_CH_PTrue Signal Auxiliary Channel
10AUX_CH_NComplement Signal Auxiliary Channel
11GNDHigh Speed Ground
12VCCLCD logic and driver power
13VCCLCD logic and driver power
14LCD Self Test or NC LCD Panel Self Test Enable (Optional)
15GNDLCD logic and driver ground
16GNDLCD logic and driver ground
17HPDHPD signal pin
18BL_GNDLED Backlight ground
19BL_GNDLED Backlight ground
20BL_GNDLED Backlight ground
21BL_GNDLED Backlight ground
22BL ENABLELED Backlight control on/off control
23BL PWMSystem PWM signal input for dimming
24NC ReservedReserved for LCD manufacture’s use
25NC ReservedReserved for LCD manufacture’s use
[Connector]
HRS KN38B-30S-0.5H
or JAE, equivalent
[Connector pin arrangement]
Pin 30 Pin 1
[LGD P-Vcom using information]
1. Pin for P-Vcom : #24, #25
2. P-Vcom Address : 0101000x
26VLEDLED Backlight power (12V Typical)
27VLEDLED Backlight power (12V Typical)
28VLEDLED Backlight power (12V Typical)
29VLEDLED Backlight power (12V Typical)
30NC ReservedReserved for LCD manufacture’s use
Ver. 0.1May. 26, 2014
8 / 40
Product Specification
3-3. eDP Signal Timing Specifications
3-3-1. Definition of Differential Voltage
V
V
V
DIFF
0 V
D+
V
CM
D-
Common Mode Voltage
VCM= (VD++ VD-) / 2
V
= VD+- V
DIFF
V
= (2* max | VD+- VD-|)
DIFFp-p
D-
[ Definition of Differential Voltage ]
3-3-2. Main Link EYE Diagram
LP156WF6
Liquid Crystal Display
V
DIFF
V
CM
V
DIFFp-p
2
34
Volts
1
5
8
67
0.00.10.20.30.40.50.60.70.80.91.0
UI
[ EYE Mask at Source Connector Pins ][ EYE Mask at Sink Connector Pins ]
Unit Interval for reduced bit rate
(1.62Gbps / lane)
Link Clock Down Spreading
Differential peak-to-peak voltage
at Source side connector
EYE width
at Source side connector
Differential peak-to-peak voltage
at Sink side connector
Source
Connector
Sink
Connector
[ Main Link Differential Pair ]
UI_HBR-370-ps
UI_RBR-617-ps
Amplitude0-0.5%
Frequency3033kHz
V
TX-DIFFp-p
T
TX-EYE-CONN
V
RX-DIFFp-p
350--
mV
400--For RBR(1.62Gbps)
0.58--UIFor HBR(2.7Gbps)
0.75--UIFor RBR(1.62Gbps)
150--
mV
136--For RBR(1.62Gbps)
For HBR(2.7Gbps)
For HBR(2.7Gbps)
EYE width
at Sink side connector
T
RX-EYE-CONN
Rx DC common mode voltageV
AC Coupling CapacitorC
SOURCE_ML
RX CM
0.51--UIFor HBR(2.7Gbps)
0.46--UIFor RBR(1.62Gbps)
0-1.0V
75200nFSource side
Note)
1. Termination resistor is typically integrated into the transmitter and receiver implementations.
2. AC Coupling Capacitor is not placed at the sink side.
3. In cabled embedded system, it is recommended the system designer ensure that EYE width and voltage are met
at the sink side connector pins.
Ver. 0.1May. 26, 2014
10 / 40
3-3-4. eDP AUX Channel Signal
88
50Ω
AUX Ch.
T
X
50Ω
Product Specification
Aux_Ch_N
Vbias
C_Aux
Tx
C_Aux
Aux_Ch_P
Vbias
Rx
50Ω
50Ω
Liquid Crystal Display
AUX Ch.
R
X
LP156WF6
Source
Connector
88
AUX Ch.
R
X
Sink
Connector
AUX Ch.
T
X
[ Recommended eDP AUX Channel Differential Pair ]
ParameterSymbolMinTypMaxUnitNotes
AUX Unit Interval UI0.4-0.6us
AUX Jitter at Tx IC Package Pins
T
AUX Jitter at Rx IC Package Pins --0.05UIEqual to 30ns
jitter
AUX Peak-to-peak voltage
at Connector Pins of Receiving
AUX Peak-to-peak voltage
at Connector Pins of Transmitting
V
AUX-DIFFp-p
AUX EYE width
at Connector Pins of Tx and Rx
--0.04UIEqual to 24ns
0.39-1.38V
0.36-1.36V
0.98--UI
AUX DC common mode voltageV
AUX AC Coupling CapacitorC
Note)
1. Termination resistor is typically integrated into the transmitter and receiver implementations.
2. AC Coupling Capacitor is not placed at the sink side.
3. V
AUX-DIFFp-p
Ver. 0.1May. 26, 2014
= 2*|V
AUXP-VAUXN
|
AUX-CM
SOURCE-AUX
0-1.0V
75200nFSource side
11 / 40
3-3-5. eDP HPD Signal
HPD
LP156WF6
Liquid Crystal Display
Product Specification
HPD_TimeOut (2ms)
HPD_IRQ Pulse
(0.5 ~ 1.0ms)
Case1 : HPD IRQ Event
Case3 : Hot Plug / Re-plug Event
Case2 : Hot Unplug Event
[ HPD Events ]
ParameterSymbolMinTypMaxUnitNotes
HPD Voltage
Hot Plug Detection Threshold2.0--V
HPD
2.25-3.6VSink side Driving
Source side Detecting
Hot Unplug Detection Threshold--0.8V
HPD_IRQ Pulse WidthHPD_IRQ0.5-1.0ms
HPD_TimeOut2.0--msHPD Unplug Event
Note)
1. HPD IRQ : Sink device wants to notify the Source device that Sink’s status has changed so it toggles HPD line,
forcing the Source device to read its Link / Sink Receiver DPCD field via the AUX-CH
2. HPD Unplug : The Sink device is no longer attached to the Source device and the Source device may then disable its
Main Link as a power saving mode
3. Plug / Re-plug : The Sink device is now attached to the Source device, forcing the Source device to read its Receiver
capabilities and Link / Sink status Receiver DPCD fields via the AUX-CH
Ver. 0.1May. 26, 2014
12 / 40
Loading...
+ 29 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.