LG LP-141WP1-TLB9 Service manual

LP141WP1

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Liquid Crystal Display

Product Specification

SPECIFICATION

FOR

APPROVAL

)

(
(

Preliminary Specification

)

Final Specification

◆

14.1” WXGA+ TFT LCDTitle

GeneralCustomer

MODEL

*When you obtain standard approval,

www.jxlcd.com

www.jxlcd.com

SIGNATUREAPPROVED BY

/

/

/

please use the above model name without suffix

G. J. Kwon / G.Manager

REVIEWED BY

G. J. Han / Manager

PREPARED BY

C. Y. Kim / Engineer

J. M. Shin / Engineer

LG.Display Co., Ltd.SUPPLIER
LP141WP1*MODEL
TLB9Suffix

SIGNATUREAPPROVED BY

Please return 1 copy for your confirmation with
your signature and comments.

Ver. 1.0 May. 08. 2008

Products Engineering Dept.

LG Display Co., Ltd

1/ 31

Product Specification

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Contents

LP141WP1

Liquid Crystal Display

ITEMNo

COVER
CONTENTS
RECORD OF REVISIONS
GENERAL DESCRIPTION1
ABSOLUTE MAXIMUM RATINGS2

ELECTRICAL SPECIFICATIONS3
ELECTRICAL CHARACTREISTICS3-1

INTERFACE CONNECTIONS3-2
LVDS SIGNAL TIMING SPECIFICATIONS3-3
SIGNAL TIMING SPECIFICATIONS3-4
SIGNAL TIMING WAVEFORMS3-5
COLOR INPUT DATA REFERNECE3-6

www.jxlcd.com

www.jxlcd.com

POWER SEQUENCE3-7
OPTICAL SFECIFICATIONS4

Page

1
2
3
4
5

6
8

9
11
11
12
13
14

MECHANICAL CHARACTERISTICS5
RELIABLITY6
INTERNATIONAL STANDARDS7
SAFETY7-1
EMC7-2
PACKING8
DESIGNATION OF LOT MARK8-1
PACKING FORM8-2
PRECAUTIONS9
APPENDIX. Enhanced Extended Display Identification Data A

Ver. 1.0 May. 08. 2008

17
24

25
25

26
26
27
29

2/ 31

Product Specification

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

RECORD OF REVISIONS

LP141WP1

Liquid Crystal Display

DescriptionPageRevision DateRevision No

First Draft (Preliminary Specification)-Nov. 29. 20070.0
CAS format changed

29~31Dec. 10. 20070.1 0.1

www.jxlcd.com

www.jxlcd.com

“Detailed Timing Description #1“ of EDID Data changed

Æ HEX Value of old version(0.0) was wrong.

Change Lamp Wire Color
Final Draft -May. 08. 20081.0

EDID

ver

0.0

0.2Revise EDID data Æ Same format with LP141WP1-TLB829~31Apr. 08. 20080.2

Ver. 1.0 May. 08. 2008

3/ 31

LP141WP1

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Liquid Crystal Display

Product Specification

1. General Description

The LP141WP1 is a Color Active Matrix Liquid Crys tal Display with an integral Cold Cathode Fluo rescent
Lamp (CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active e lement. It is a
transmissive type display operating in the normally white mode. This TFT-LCD has 15.4 inches diagonally
measured active display area with WXGA resolution (900 vertical by 1440 horizontal pixel array) . Each pixe l
is divided into Red, Green and Blue sub-pixels or dots wh ich are arranged in vertica l stripes. Gray scale or
the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus,
presenting a palette of more than 262,144 colors.

The LP141WP1 has been designed to apply the interface me thod that enables low power, high speed, low
EMI.

The LP141WP1 is intended to support applications where thin thickness , low power are critica l factor s and
graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the
LP141WP1 characteristics prov ide an excellent flat display for office automa t ion products such as Notebook
PC.

CN

1

User connector

30

www.jxlcd.com

www.jxlcd.com

Pin

CN

General Features

LVDS &
Timing

Control

Block

POWER

BLOCK

EDID

BLOCK

Control & Data Power EDID signal & Power

14.1 inches diagonal Active Screen Size
320 (H) × 206(V) × 5.5(D) mm [Max.)Outline Dimension

0.2109 mm × 0.2109 mmPixel Pitch
1440 horiz. By 900 vert. Pixels RGB strip arrangementPixel Format
6-bit, 262,144 colorsColor Depth
220 cd/m2(Typ.5 point)Luminance, White
Total 6.0 Watt(Typ.) @ LCM circuit 1.9Watt(Typ.), B/L input 4.1Watt(Typ.)Power Consumption

435 g (Max.), 425g(Typ.)Weight
Transmissive mode, normally whiteDisplay Operating Mode
Anti-glare treatment of the front polarizerSurface Treatment

YesRoHS Comply

(LOG_B type)

1

Gate Driver

900

Source Driver Circuit

1 1440

TFT-LCD Panel

(1440 x 900)

Backlight Ass’y

Ver. 1.0 May. 08. 2008

4/ 31

LP141WP1

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Liquid Crystal Display

Product Specification

2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter Notes

Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity

Note : 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39

www.jxlcd.com

www.jxlcd.com

Wet Bulb
Temperature [℃]

20

10

0

Symbol

°C Max, and no condensation of water.

60

50

40

30

Values

Units

MaxMin

90% 80%

60%

Humidity[(%)RH]

Storage

40%

Operation

20%

10%

at 25 ± 5°CVdc4.0-0.3VCC

1°C500TOP
1°C60-20HST
1%RH9010HOP
1%RH9010HST

-20

Ver. 1.0 May. 08. 2008

10

20 30 40 50

Dry Bulb Temperature [℃]

60 70 800

5/ 31

LP141WP1

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Liquid Crystal Display

Product Specification

3. Electrical Specifications
3-1. Electrical Characteristics

The LP141WP1 requires two power inputs. One is employed to power the LCD electronic s and to drive the
TFT array and liquid crystal. The second input which powers the CCFL, is typically generated by an
inverter. The inverter is an external unit to t h e L CD.

Table 2. ELECTRICAL CHARACTERISTICS

Parameter Symbol

MODULE :

Power Supply Input Current
(Window Desk Top Pattern)

Power Consumption
(Window Desk Top Pattern)

Differential Impedance

LAMP :

Operating Voltage
Operating Current
Power Consumption
Operating Frequency

www.jxlcd.com

www.jxlcd.com

I

CC

Zm

BL

BL

-

-Pc

BL

BL

-P

Values

560

(460)

1.9

(1.5)

880(2.0mA)675(6.0mA)640(7.0)V

MaxTypMin

3.63.33.0VCCPower Supply Input Voltage

645

(530)

2.2

(1.8)

11010090

7.06.02.0I

4.54.1

NotesUnit

V

DC

1Ma

1Watt

2Ohm

V

RMS

RMS

kHz806550f

3mA

4Min3--TsDischarge Stabilization Time
5Hrs--15,000Life Time

Established Starting Voltage

at 25℃
at 0 ℃

Vs

1180
1400

V

RMS

V

RMS

Note)

1. The specified current and power consumption are under the Vcc = 3.3V , 25℃, fv = 60Hz condition
whereas Mosaic pattern is displayed and fv is the frame frequency.

2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.

3. The typical operating current is for the typical surface luminance (L

) in optical characteristics.

WH

4. Define the brightness of the lamp after being lighted for 5 minutes as 100%, Ts is the time required for
the brightness of the center of the lamp to be not less than 95%.

5. The life time is determined as the time at which brightness of lamp is 50% compare to that of initial value
at the typical lamp current.

Ver. 1.0 May. 08. 2008

6/ 31

LP141WP1

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Liquid Crystal Display

Product Specification

Note)

6. The output of the inverter must have symmetrical(negative and positive) voltage waveform and
symmetrical current waveform.(Asymmetrical ratio is less than 10%) Please do not use the inverter
which has asymmetrical voltage and asymmetrical current and spike wave.
Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may
cause beat on the display. Therefore lamp frequency shall be as away possible from the

horizontal synchronous frequency and from its harmonics in order to prevent interference.

7. It is defined the brightness of the lamp after being lighted for 5 minutes as 100%.
T

is the time required for the brightness of the center of the lamp to be not less than 95%.

S

8. The lamp power consumption shown above does not include loss of external inverter.
The applied lamp current is a typical one.

9. Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp, are following.
It shall help increase the lamp lifetime and reduce leakage current.

a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should be within √2 ±10%.

* Inverter output waveform had better be more similar to ideal sine wave.

* Asymmetry rate:

I p

| I

p

–I –p| / I

rms

* 100%

I -p

10. Inverter open voltage must be more than lamp voltage for more than 1 second for start-up.
Otherwise, the lamps may not be turned on.

※ Do not attach a conducting tape to lamp connecting wire.

If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter
has abnormal action. Because leakage current is occurred between lamp wire and conducting tape.

Ex of current wave)

www.jxlcd.com

www.jxlcd.com

Normal current wave - Standard

* Distortion rate

I

(or I –p) / I

p

Abnormal current wave - Bad

rms

Abnormal current wave - Bad

Ver. 1.0 May. 08. 2008

Abnormal current wave - Bad

7/ 31

LP141WP1

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

Liquid Crystal Display

Product Specification

3-2. Interface Connections

This LCD employs two interface connections, a 30 pin connector is used for the module electronics interface
and the other connector is used for the integral backlight system.

The electronics interface connector is a model FI-XB30SRL-HF11 manufactured by JAE.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

NotesDescriptionSymbolPin

GroundGND1
Power Supply, 3.3V Typ.VCC2
Power Supply, 3.3V Typ.VCC3
DDC 3.3V powerV EEDID4
Requested for LCD supplier test pointBIST5
DDC ClockClk EEDID6
DDC DataDATA EEDID7
Negative LVDS differential data input, R0-R5, G0RA1-8
Positive LVDS differential data input, R0-R5, G0RA1+9
GroundGND10
Negative LVDS differential data input, G1-G5, B0-B1RB1-11
Positive LVDS differential data input, G1-G5, B0-B1RB1+12
GroundGND13
Negative LVDS differential data input, B2-B5, HS/VS/DERC1-14
Positive LVDS differential data input, B2-B5, HS/VS/DERC1+15
GroundGND16
Negative LVDS differential clock inputRCLK1-17

www.jxlcd.com

www.jxlcd.com

RA2+ Positive LVDS differential data input, R0-R5, G021

Positive LVDS differential clock inputRCLK1+18
GroundGND19
Negative LVDS differential data input, R0-R5, G0RA2-20

GroundGND22
Negative LVDS differential data input, G1-G5, B0-B1RB2-23
Positive LVDS differential data input, G1-G5, B0-B1RB2+24
GroundGND25
Negative LVDS differential data input, B2-B5, HS/VS/DERC2-26
Positive LVDS differential data input, B2-B5, HS/VS/DERC2+27
GroundGND28
Negative LVDS differential clock inputRCLK2-29
Positive LVDS differential clock inputRCLK2+30

1, Interface chips

1.1 LCD : TLI, Dual LVDS Rx

1.2 System : it must include international
* Pin to Pin compatible with LVDS

2. Connector

2.1 LCD : GT101-30S-HR11, LGC or

2.2 Mating : FI-X30M or equivalent.

2.3 Connector pin arrangement

30

standard LVDS Transmitter.

its compatibles

1

[LCD Module Rear View]

The backlight interface connector is a model BHSR-02VS-1, manufactured by JST or Compatible.
The mating connector part number is AMP1674817-2 or equivalent.

PIN1

PIN2PIN2

Table 4. BACKLIGHT CONNECTOR PIN CONFIGURATION (J3)

NotesDescriptionSymbolPin

1Power supply for lamp (High voltage side)HV1
1Power supply for lamp (Low voltage side)LV2

Notes : 1. The high voltage side terminal is colored pink and the low voltage side terminal is Black.

Ver. 1.0 May. 08. 2008

8/ 31

Product Specification

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

3-3. LVDS Signal Timing Specifications

3-3-1. DC Specification

LP141WP1

Liquid Crystal Display

Description

LVDS Common mode Voltage
LVDS Input Voltage Range

3-3-2. AC Specification

LVDS Clock to Data Skew Margin

www.jxlcd.com

www.jxlcd.com

Symb

ol

ID

CM

IN

SKEW

SKEW

NotesUnitMaxMin

|LVDS Differential Voltage

85MHz > Fclk ≥

65MHz > Fclk ≥

- 600

ps+ 400- 400t

ps+ 600t

-mV600100|V

-V1.80.6V

-V2.10.3V

NotesUnitMaxMinSymbolDescription

65MHz

25MHz

LVDS Clock to Clock Skew Margin (Even
to Odd)

Maximum deviation
of input clock frequency during SSC

Maximum modulation frequency
of input clock during SSC

Ver. 1.0 May. 08. 2008

SKEW_EO

DEV

MOD

-1/7

+ 1/7t

T

clk

%± 3-F

KHz200-F

-

-

-

9/ 31

Freq.

www.DataSheet.net/

Datasheet pdf - http://www.DataSheet4U.co.kr/

F

max

F

center

F

min

Product Specification

< Clock skew margin between channel >

LP141WP1

Liquid Crystal Display

F

* F

center

DEV

www.jxlcd.com

www.jxlcd.com

3-3-3. Data Format

1) LVDS 2 Port

1

F

MOD

< Spread Spectrum >

Time

< LVDS Data Format >

Ver. 1.0 May. 08. 2008

10 / 31