LG L1100 Service Manual

Service Manual

Model : L1100

Service Manual

L1100

P/N : MMBD0032801 Date: June, 2004 / Issue 1.0

REVISED HISTORY

DATE ISSUE CONTENTS OF CHANGES S/W VERSION

31/MAR/2004 ISSUE 0.1 Initial Release

The information in this manual is subject to change without notice and should not be construed as a commitment by LGE Inc. Furthermore, LGE Inc. reserves the right, without notice, to make changes to equipment design as advances in engineering and manufacturing methods warrant.

This manual provides the information necessary to install, program, operate and maintain the

L1100

-1-

Table of Contents

1. INTRODUCTION.................................. 4

1.1 Purpose ............................................….

1.2 Regulatory Information ..........................

1.3 Abbreviations .........................................

2. General Performance .....................… 7

2.1 Product Name ................................…….

2.2 Supporting Standard ……………………..

2.3 Main Parts …………………………………

2.4 H/W Features …………………………….

2.5 S/W Features …………………………….

3. H/W Circuit Description ....................12

4.10 Vibrator Trouble ………………………….

4.11 Keypad Backlight Trouble ……………….

4.12 Folder Open/Close Trouble ………….….

4.13 SIM Detect Trouble ………………………

4.14 Earphone Trouble ………………………..

4.15 Infrared Data Association Trouble ………

4.16 Camera Trouble …………………………..

5. ASSEMBLY INSTRUCTION ………....97

5.1 Disassembly ..........................................97

3.1 RF Transceiver General Description ……

3.2 Receiver Part …………………………….

3.3 Transmitter Part …………………………….

3.4 Power Amplifier …………………………….

3.5 26MHz Clock ……………………………….

3.6 Power Supplies and Control Signals ……

3.7 Digital Baseband (DBB) Processor ………

3.8 Analog Baseband (ABB) Processor …...…

3.9 Camera Circuit ……..……………….………

4. TROUBLESHOOTING .................… 49

4.1 Main Components Placement …………..

4.2 FPCB Components Placement ………….

4.3 Baseband Components ..……………..….

4.4 Main Components …………………………

4.5 Power On Trouble …..........…………..….

4.6 Charging Trouble ........................…..…..

4.7 LCD Display Trouble ………....................

4.8 Receiver Trouble ………………………….

4.9 Microphone Trouble ……………………….

6. DOWNLOAD ……………………...……103

6.1 Download Setup .....................................

6.2 Download Procedure ………...….……….

103

104

7. SERVICE AND CALIBRATION …….. 111

7.1 Service S/W ……....................................

7.2 Calibration ……………….…...….……….

111

114

8. CIRCUIT DIAGRAM .............………... 119

8.1 BB_MAIN ………..……………..................

8.2 AUDIO …………………….……………….

8.3 MEMORY ………….…………………..….

8.4 MMI ……….…………….………………….

8.5 Peripheral ………………………..…..…….

8.6 CAMERA ………………………………...

8.7 LCD ………………………………….…….

8.8 RF ………………………………………….

119

120

121

122

123

124

125

126

-2-

Table of Contents

9. PCB LAYOUT .............……………... 127

10. ENGINEERING MODE ................... 129

11. STANDALONE TEST ..................... 130

11.1 Setting Method .................................….

12. EXPLODED VIEW &

REPLACEMENT PART LIST.......... 131

12.1 Exploded View .................................….

12.2 Replacement Parts

<Mechanic components> ………………..

Replacement Parts

<Main components>………………………

12.3 Accessory ………………………………..

130

131

133

136

148

-3-

1. Introduction

1.1 Purpose

This manual provides the information necessary to repair, calibration, description and download the features of the L1100

1.2 Regulatory Information

A. Security

Toll fraud, the unauthorized use of telecommunications system by an unauthorized part (for example, persons other than your company’s employees, agents, subcontractors, or person working on your company’s behalf) can result in substantial additional charges you’re your telecommunications services. System users are responsible for the security of own system. There are may be risks of toll fraud associated with your telecommunications system. System users are responsible for programming and configuring the equipment to prevent unauthorized use. LGE does not warrant that this product is immune from the above case but will prevent unauthorized use of common-carrier telecommunication service of facilities accessed through or connected to it. LGE will not be responsible for any charges that result from such unauthorized use.

B. Incidence of Harm

If a telephone company determines that the equipment provided to customer is faulty and possibly causing harm or interruption in service to the telephone network, it should disconnect telephone service until repair can be done. A telephone company may temporarily disconnect service as long as repair is not done.

C. Changes in Service

A local telephone company may make changes in its communications facilities or procedure. If these changes could reasonably be expected to affect the use of the L1100 or compatibility with the network, the telephone company is required to give advanced written notice to the user, allowing the user to take appropriate steps to maintain telephone service.

D. Maintenance Limitations

Maintenance limitations on the L1100 must be performed only by the LGE or its authorized agent. The user may not make any changes and/or repairs expect as specifically noted in this manual. Therefore, note that unauthorized alternations or repair may affect the regulatory status of the system and may void any remaining warranty.

-4-

E. Notice of Radiated Emissions

The L1100 complies with rules regarding radiation and radio frequency emission as defined by local regulatory agencies. In accordance with these agencies, you may be required to provide information such as the following to the end user.

F. Pictures

The pictures in this manual are for illustrative purposes only; your actual hardware may look slightly different.

G. Interference and Attenuation

An L1100 may interfere with sensitive laboratory equipment, medical equipment, etc. Interference from unsuppressed engines or electric motors may cause problems.

H. Electrostatic Sensitive Devices

ATTENTION

Boards, which contain Electrostatic Sensitive Device (ESD), are indicated by the sign. Following information is ESD handling:

• Service personnel should ground themselves by using a wrist strap when exchange system boards.

• When repairs are made to a system board, they should spread the floor with anti-static mat which is also grounded.

• Use a suitable, grounded soldering iron.

• Keep sensitive parts in these protective packages until these are used.

• When returning system boards or parts like EEPROM to the factory, use the protective package as described.

-5-

1.3 Abbreviations

For the purposes of this manual, following abbreviations apply:

APC Automatic Power Control

BB Baseband

BER Bit Error Ratio

CC-CV Constant Current – Constant Voltage

DAC Digital to Analog Converter

DCS Digital Communication System

dBm dB relative to 1 milliwatt

DSP Digital Signal Processing

EEPROM Electrical Erasable Programmable Read-Only Memory

EL Electroluminescence

ESD Electrostatic Discharge

FPCB Flexible Printed Circuit Board

GMSK Gaussian Minimum Shift Keying

GPIB General Purpose Interface Bus

GSM Global System for Mobile Communications

IPUI International Portable User Identity

IF Intermediate Frequency

LCD Liquid Crystal Display

LDO Low Drop Output

LED Light Emitting Diode

OPLL Offset Phase Locked Loop

PAM Power Amplifier Module

PCB Printed Circuit Board

PGA Programmable Gain Amplifier

PLL Phase Locked Loop

PSTN Public Switched Telephone Network

RF Radio Frequency

RLR Receiving Loudness Rating

RMS Root Mean Square

RTC Real Time Clock

SAW Surface Acoustic Wave

SIM Subscriber Identity Module

SLR Sending Loudness Rating

SRAM Static Random Access Memory

STMR Side Tone Masking Rating

TA Travel Adapter

TDD Time Division Duplex

TDMA Time Division Multiple Access

UART Universal Asynchronous Receiver/Transmitter

VCO Voltage Controlled Oscillator

VCTCXO Voltage Control Temperature Compensated Crystal Oscillator

WAP Wireless Application Protocol

-6-

2. General Performance

2.1 Product Name

L1100: Support GPRS (Class 10)

2.2 Supporting Standard

Item Feature Comment

E-GSM/ DCS/ PCS Tril Band

Supporting Standard

Frequency Range

with seamless handover Phase 2+ SIM Toolkit : Class 1,2,3

E-GSM TX : 880 – 915 MHz E-GSM RX : 925 – 960 MHz DCS 1800 TX : 1710 – 1785 MHz DCS 1800 RX : 1805 – 1880 MHz PCS 1900 TX : 1850 – 1909 MHz PCS 1900 RX : 1930 – 1990 MHz

WAP 2.0 : Yes

Application

Standard

MMS : Yes JAVA : MIDP v1.0 IrDA 1.3

2.3 Main Parts: GSM Solution

Digital Baseband CALYPSO @39MHz (D751992GHH)

Analog Baseband IOTA (TWL3014CGGM)

RF Chip Aero-1 (SI4205)

L1100

-7-

2.4 H/W Features

Item Feature Comment

Form Factor Clam shell LCD (TFT 65K Color)

Cell Size: Standard

4.5(L)×33.8(W)×49.7(H)mm

Battery

Capacity

Standard: Li-Ion, 820mAh(Min)

Packing Type: Hard Pack

Size Standard: 89×50×24mm L×W×H

Weight 90.5g

PCB

AVG TCVR

current (mA)

Main PCB : 8Layers, 1t FPCB : 5Layers, 0.5t

270 mA (GSM, Power Level 5) 120 mA (GSM, Power Level 12)

With Battery

Standby Current 2.6mA @ Paging Period 9

Standby time

Charging time

Talk time

RX sensitivity

TX output power

Up to 200 hours @ Paging Period 9

Below 3 hr. @ Power Off / 820mAh

Min : 3hr @Power Level 5 Min : 6hr @Power Level 12

GSM 900 : -105 dBm DCS 1800 : -105 dBm PCS 1900 : -105 dBm

GSM 900 : 32 dBm DCS 1800 : 29 dBm PCS 1900 : 29 dBm

@ 820mAh

Class4 (GSM) Class1 (DCS) Class1 (PCS)

GPRS compatibility GPRS Class 10

SIM card type

Display

Status Indicator

Plug-In SIM 3V

-MAIN LCD : 65K Color-TFT (128 X160)

-SUB LCD : 4Gray (96X 64)

- Pixels : 0.231 x 0.231 mm

- View Area : 30.57 x 7.96 mm

-Active Area : 29.568 x 36.96 mm

-Backlight : White LED

Yes (Red, Green)

Alphanumeric Key : 12

Keypad

Function Key : 12 Side Key : 2 Total Number of Keys : 26

(Sub : 0.197 x 0.21) (Sub : 20.9 x 15.4) (Sub : 18.902 x 13.43)

Function Key: 4 Key Navigation & OK, F1, F2, SND, END/PWR, Clear, Camera, Calendar

-8-

Item Feature Comment

Antenna Fixed Type

System connector 24 Pin

Ear Phone Jack

PC synchronization

Memory Flash : 128Mbit / SRAM : 64Mbit AMD

Speech coding FR, EFR, HR

Data & Fax Built in Data & Fax support

Vibrator Built in Vibrator

IrDA Built in IrDA PC sync support

MIDI (for Buzzer

Function)

Voice Recording

Travel Adapter Yes

Camera Sensor

Options

3 Pole (φ2.5mm)

Yes

40 Poly

up to 90 sec 30sec x 3

VGA / CIS

Travel Adapter Ear-Microphone Hand Strap Cigarette Lighter Adapter Data Cable Handsfree Car Kit Simple Hands Free kit

CDROM

Buzzer Function By Using MIDI IC

-9-

2.5 S/W Features

Item Feature Comment

RSSI 0~5 level Antenna

Battery Charging 0~4 level

Key Volume 0~5 level

Keypad Volume 0~5 level

Effect sound volume 0~5 level

Ring Volume 0~5 level

Time/Date Display Yes

Text Input T9

Multi-language Yes

Quick Access Mode

PC Sync Schedule/Phonebook/SMS MS Scheduler & Outlook

Speed Dial

Profile

CLIP/CLR

Phonebook

Last Dial Number

Last Received

Number

Last Missed Number

Search Number/Name

Group

Fixed Dial Number

Voice Memo

Schedule/Ring Tone/Phonebook Camera/GPRS

Yes (2~9) Voice mail center → 1 key

Yes

3 Number + 1 Memo + 1 e-mail Phone (Up to 255 entries)

Yes (20)

Yes (10)

Yes

7 / User Editor

Yes

30 secs * 3

Call Remainder

Network Selection

Yes

Automatic / Manual

-10-

Item Feature Comment

Mute Yes

Call Divert Yes

Call Barring Yes

Call Charge

Call Duration

SMS (EMS)

EMS

Send/Receive/Save

MMS

WAP Browser

Java

Wall Paper

Download Melody/

Wallpaper (MMS)

Long Message

Cell Broadcast

Calendar

Memo

Yes

100

Yes

WAP 2.0

CLDC v1.0.3 / MIDP v1.0.3

Yes Max. 10 preset

Over the WAP

Max. 918 Character(6page*153)

Yes

Melody/Picture/Animation

World Clock

Unit Convert

Fax & Data

SIM Lock

SIM Toolkit

Camera

Phone lock

Security

CPHS

Yes

Length/Surface/Volume/Weight

Yes

Yes Operator Dependent

Class 1,2,3

Image resolutio(640 x 480, 320*240, 160*120, 128*160, 48*80) 400 KB dynamic memory for images : Max 200 photos (128 x 96) Max 4x zoom

Yes

DRM (Forward-lock only)

Yes

-11-

3. H/W Circuit Description

3.1 RF Transceiver General Description

The RF parts consist of a transceiver part, a power amplifier part, a front-end module part, a voltage supply part, and a VC-TCXO part. The Aero quad-band GSM/GPRS wireless communications. This device integrated a receiver based on a low IF (100KHz) architecture and a transmitter based on modulation loop architecture. The transceiver employed a 3 wire serial interface to allow an external system controller to write the control registers for dividers, receive path gain, power down setting, and other controls.

3.2 Receiver Part

The receiver part uses a low-IF receiver architecture that allows for the on-chip integration of the channel selection filters, eliminating the external RF image reject filters and the IF SAW filter required in conventional super-heterodyne architecture. The Si4205-BM[U803] integrates three differential input LNAs that are matched to the 150 Ohm balanced-output SAW filters through external LC matching networks. A quadrature image-rejection mixer downconverts the RF signal to a 100kHz intermediate frequency (IF) with the RFLO from the frequency synthesizer. The mixer output is amplified with an analog programmable gain amplifier (PGA) and quadrature IF signal is digitized with high resolution A/D converters (ADCs). The Si4205-BM[U803] downconverts the ADC output to baseband with a digital 100kHz quadrature LO signal. Digital decimation and IIR filters perform channel selection to remove blocking and reference interference signals. After channel selection, the digital output is scaled with digital PGA, which is controlled with the DGAIN[5:0] bits in register 05h. The amplified digital output signal go through with DACs that drive a differential analog signal onto the RXIP,RXIN,RXQP and RXQN pins to interface to standard analog ADC input baseband ICs.

I transceiver is composed of single RF chipset, Si4205-BM[U803] which is a triple and

Antenna Display

Antenna Bar Number Rx Power (dBm)

5 → 4 -85dBm±2dBm

4 → 3 -90dBm±2dBm

3 → 2 -95dBm±2dBm

2 → 1 -100dBm±2dBm

1 → 0 -105dBm±2dBm

-12-

Figure 1. RF Receiver Block

FL801

Antenna Switch

EGSM

DCS

PCS

LNA

GSM

DCS

PCS

0˚/

90˚

÷2:GSM

÷1:DCS

100KHz

PGA PGA

ADC

RF1

PLL

U803/Si4205

Channel Filter

DAC

26MHz

X801

VC-TCXO

Baseband

(TI)

U102

(Calypso)

U101

(IOTA)

RF2

3.2.1. RF Front End

RF front end consists of Antenna Switch(FL801), triple band LNAs integrated in transceiver(U803). The Received RF signals (EGSM 925MHz ~ 960MHz, DCS 1805MHz ~ 1880MHz, PCS 1930MHz ~ 1990MHz) are fed into the antenna or mobile switch. An antenna matching circuit is between the antenna and the mobile switch. The Antenna Switch(FL801) is used for control the Rx and TX paths. And the input signals VC1,VC2 and VC3 of a FL801 pass through triple-buffer(U801) are directly connected to baseband controller to switch either TX or RX path on. Ant S/W (FL801) is an antenna switch module for triple band phone. The logic and current is given below Table 3-1.

(TI)

EGSM RX

DCS RX

PCS RX

EGSM TX

DCS/PCS TX

Table 3-1. The Logic and Current

VC1

0 V

2.5~3.0 V

VC2

0 V

0 V 2.5~3.0 V 10.0 mA max0 V

0 V 0 V 10.0 mA max2.5~3.0 V

-13-

VC3

0 V

Current

< 0.1 mA

10.0 mA max

3.2.2. IF

A quadrate image-rejection mixer downconverts the RF signal to a 100kHz intermediate frequency (IF) with the RFLO from the frequency synthesizer. The RFLO frequency is between 1737.8 and 1989.9 MHz, and is divided by two for GSM 850 and EGSM 900 modes. The mixer output is amplified with an analog programmable gain amplifier (PGA), which is controlled with the AGAIN[2:0] bits in register 05h. The quadrate IF signal is digitized with high resolution A/D converters (ADCs). The Si4205-BM[U803] down-converts the ADC output to baseband with a digital 100kHz quadrate LO signal. Digital decimation and IIR filters perform channel selection to remove blocking and reference interference signals. The response of the IIR filter is programmable to a high selectivity setting(CSEL=0) or a low selectivity setting (CSEL=1). After channel selection, the digital output is scaled with digital PGA, which is controlled with the DGAIN[5:0] bits in register 05h.

3.2.3. Demodulator and Baseband Processing

The amplified digital output signal go through with DACs that drive a differential analog signal onto the RXIP, RXIN, RXQP and RXQN pins to interface to standard analog ADC input baseband ICs. No special processing is required in the baseband for offset compensation or extended dynamic range. Compared to a direct-conversion architecture, the low-IF architecture has a much greater degree of immunity to dc offsets that can arise from RF local oscillator(RFLO) self-mixing, 2nd order distortion of blockers, and device 1/f noise.

3.2.4. Synthesizer

The Aero I transceiver integrates two complete PLLs including VCOs, varactors, resonators, loop filters, reference and VCO dividers, and phase detectors. The RF PLL uses two multiplexed VCOs. The RF1 VCO is used for receive mode, and the RF2 VCO is used for transmit mode. The IF PLL is used only during transmit mode. All VCO tuning inductors are also integrated. The IF and RF output frequencies are set by programming the N-Divider registers, NRF1, NRF2 and NIF. Programming the N-Divider register for either RF1 or RF2 automatically selects the proper VCO. The output frequency of each PLL is as follows:

fout = N * fø

The DIV2 bit in register 31h controls a programmable divider at the XIN pin to allow either a 13 or 26 MHz reference frequency. For receive mode, the RF1 PLL phase detector update rate (fφ) should be programmed fφ = 100 kHz for DCS 1800 or PCS 1900 bands, and fφ = 200 kHz for GSM 850 and EGSM 900 bands.

-14-

Transmit modes should always use fø = 200kHz. The IF and RF output frequencies are set by programming he N-Divider registers and also programmed via 3-wire interface with external system controller.

Figure 2. Synthesizer Block

X801

VC-TCXO

Baseband

(TI)

U101

IOTA

U102

Calypso

26MHz

XIN

XOUT

XEN

PDN

SDI SDO SCLK

SEN

Power

control

Serial

I/O

÷1,2

÷65,130

PDIB PDRB

SDOSEL[4:0]

DET

Self

Tune

RF PLL

Self

Tune

DET

U803/Si4205

RF1

RF2

N N

1/N

[15:0]

To Rx/Tx

RF1

RF2

IF PLL

[15:0] [15:0]

To Tx

3.3 Transmitter Part

The Transmitter part contains the transmitter parts of Si4205-BM[U803], Power Amp Module[U804] and Antenna switch[FL801]. The transmit section of Si4205-BM [U502] consists of an I/Q baseband upconverter, an offset phase-locked loop(OPLL) and two output buffers that can drive external power amplifiers(PA). The RF GMSK outputs from the transmit VCO are fed directly to the RF power amplifiers. The peak output power and the profile of the transmitted burst are controlled by means of incorporated power control circuits inside of PA and DAC output from the Baseband Controller. The PA outputs pass to the antenna connector via Antenna Switch.

-15-

Figure 3. RF Transmit Block

FL801

Antenna Switch

DCS PCS

EGSM

PA PA

RFOG

VC1,VC2,VC3

÷1

÷2

RFOD

PAM RF3146 (U804)

DCS/ PCS

RF PLL

Triple Buffer

PA_BAND

IF PLL

DET

÷2

Si4205 (U803)

VC1,VC2,VC3

Baseband

(TI)

U101

IOTA

U102

Calypso

3.3.1. IF Modulator

The baseband converter(BBC) within the GSM chipset generates I and Q baseband signals for the Transmit vector modulator. The modulator provides more than 40dBc of carrier and unwanted sideband. Rejection and produces a GMSK modulated signal. The baseband software is able to cancel out differential DC offsets in the I/Q baseband signals caused by imperfections in the D/A converters. The TX-Modulator implements a quadrature modulator. A quadrature mixer upconverts the differential I/Q signals with the IFLO to generate a SSB IF signal, which is filtered and used as the reference input to the OPLL. The IFLO frequency is generated between 766 and 896 MHz and internally divided by 2 to generate the quadrature LO signals for the quadrature modulator, resulting in an IF between 383MHz and 448 MHz.

3.3.2. OPLL

The OPLL consists of a feedback mixer, a phase detector, a loop filter, and a fully integrated TXVCO. The TXVCO is centered between the DCS 1800 and PCS 1900 bands, and its output is divided by 2 for the GSM 850 and E-GSM 900 bands. The RFLO frequency is generated between 1272 and 1483 MHz. To allow a single VCO to be used for the RFLO, high-side injection is used for the GSM 850 and E-GSM 900 bands, and low-side injection is used for the DCS 1800 and PCS 1900 bands. Low-pass filters before the OPLL phase detector reduce the harmonic content of the quadrature modulator and

feedback mixer outputs. The cutoff frequency of the filters is programmable with the FIF[3:0] bits in register 04h. The OPLL requires no external duplexer to attenuate transmitter noise and spurious signal s in the receive band. Additionally, the output of the transmit VCO (TXVCO) is a constant-envelope signal which reduces the problem of spectral spreading caused by non-linearity in the PA.

-16-

3.4 Power Amplifier

The RF3146 [U804] is a quad-band EGSM 900/GSM 850/DCS/PCS power amplifier module that in corporates an indirect closed loop method of power control. The indirect closed loop is fully self-contained and it does not require loop optimization. It can be driven directly from the DAC output in the baseband circuit. On-board power control provides over 37 dB of control range with an analog voltage input(Vramp). Efficiency is 60% at GSM and 55% at DCS/PCS.

Figure 4. Power Amp

DCS/PCS IN

BAND SELECT

TX ENABLE

VBATT

VRAMP

GSM IN

Fully Integrated

power control circuit

DCS/PCS OUT

GSM OUT

3.5 26MHz Clock

The 26 MHz clock consists of a TCXO(Temperature Compensated Crystal Oscillator) which oscillates at a frequency of 26 MHz. It is used within the Si4205 RF Main Chip, BB Analog chip-set(IOTA), Digital chipset (Calypso).

-17-

3.6 Power Supplies and Control Signals

An external regulator(U805) is used to provide DC power to RF part. Every RF component except

power amp module uses this external regulator.

Figure 6 External regulator Circuit

-18-

3.7 Digital Baseband (DBB) Processor

Figure 7. Top level block diagram of the Calypso G2(HERCROM400G2)

3.7.1. General Description

CALYPSO is a chip implementing the digital base-band processes of a GSM/GPRS mobile phone. This chip combines a DSP sub-chip (LEAD2 CPU) with its program and data memories, a MicroController core with emulation facilities (ARM7TDMIE), internal 8Kb of Boot ROM memory, 4M bit SRAM memory, a clock squarer cell, several compiled single-port or 2-ports RAM and CMOS gates. The chip will fully support the Full-Rate, Enhanced Full-Rate and Half-Rate speech coding. CALYPSO implements all features for the structural test of the logic (full-SCAN, BIST, PMT, JTAG boundary-SCAN).

-19-

3.7.2. Block Description

CALYPSO architecture is based on two processor cores ARM7 and DSP using the generic RHEA bus standard as interface with their associated application peripherals. CALYPSO is composed from the following blocks:

• ARM7TDMIE : ARM7TDMI CPU core

• DSP subchip

• ARM peripherals:

General purpose peripherals

• ARM Memory Interface for external RAM, Flash or ROM

• 4 Mbit Static RAM with write-buffer

Application peripherals

• ARM General purposes I/O with keyboard interface and two PWM modulation signals

• UART 16C750 interface (UART_IRDA) with

→ IRDA control capabilities (SIR) → Software flow control (UART mode).

• UART 16C750 interface (UART_MODEM) with

→ Hardware flow protocol (DCD, CTS/RTS) → Autobaud function

• SIM Interface.

• TPU(Time Processing Unit) : Processing for GSM time base

• TSP(Time Serial Port) : GSM data interface with RF and ABB

Memory Interface : External/Internal Memory Interface

nCS0 : FLASH1, 16bit access, 3 wait state

nCS1 : FLAHS2, 16bit access, 3 wait state

nCS2 : Ext SRAM, 16bit access, 3 wait state

nCS3 : Main LCD(16bit access), OEL(8bit access) addressing, 3 wait state

nCS4 : MIDI(8bit access), USB(8bit access) addressing, 3 wait state

nCS6 : Int SRAM, 32bit access, 0 wait state

* Calypso is internally 39MHz machine (25ns machine cycle), so it requires 3 wait-state for 80ns

access(25*4 = 100 ns).

-20-

3.7.3 RF Interface (TPU, TSP Block)

Calypso uses this interface to control IOTA_CS(ABB Processor) and AERO(RF Processor) with GSM Time Base

Table 3-3. RF Interface Spec.

TSP (Time Serial Port)

Resource Interconnection Description

TSPDO ABB & RF main Chip Control Data

TSPEN0 ABB ABB Control Data Enable Signal

TSPEN1 RF main Chip RF Control Data Enable Signal

TSP (Time Serial Port)

TSPACT0 PDNB RF main Chip Reset Signal

TSPACT1 PA_ON Power Amp ON signal

TSPACT2 PA_BAND Power Amp band-selection signal

TSPACT3 VC1 Ant. Switch control signal

TSPACT4 VC2 Ant. Switch control signal

TSPACT5 VC3 Ant. Switch control signal

-21-

3.7.4. SIM Interface

SIM interface scheme is shown in (Figure 8). SIM_IO, SIM_CLK, SIM_RST ports are used to communicate DBB with ABB and the Charge Pump in ABB enables 1.8V/3V SIM operation.

SIM Interface

SIM_CLK SIM card reference clock SIM_RST SIM card async/sync reset SIM_IO SIM card bidirectional data line SIM_PWCTRL SIM card power activation SIM_CD SIM card presence detection

Figure 8. SIM Interface

DBB ABB

SIM_IO

SIM_CLK

SIM_RST

SIM_PWRCTRL

SIM_CD

10k

100k

V_IO

VRSIM DBBSIO DBBSCK DBBSRST

SIMCLK

S IMIO

SIMRST

3.7.5. UART Interface

L1100 has two UART Drivers as follow :

UART1 : Hardware Flow Control / Fax & Data Modem UART2 : Handsfree Control / SW trace or IrDA Modem

V_SIM

10k

150p 22p

SIM

VPP CLK IO RST

0.1u

-22-

Figure 3-4. UART Interface spec.

UART MODEM (UART1)

Resource Name Description

TX_MODEM TXD Transmit Data

RX_MODEM RXD Receive Data

CTS_MODEM CTS Clear To Send

RTS_MODEM RTS Request To Send

GPIO 3 DSR Data Set Ready

UART IrDA (UART2)

Resource Name Description

TXIR_IRDA TX_IRDA Infra-Red Transmit Pulse

TX_IRDA TX Transmit Data(UART2)

RXIR_IRDA RX_IRDA Infra-Red Receive Pulse

RX_IRDA RX Receive Data(UART2)

SD_IRDA SD_IRDA IRDA transceiver Shutdown Mode

-23-

3.7.6. GPIO Map

In total 16 allowable resources, L1100 is using 13 resources except 3 resources dedicated to SIM and Memory. L1100 GPIO (General Purpose Input/Output) Map, describing application, I/O state, and enable level, is shown in below table.

Table 5. GPIO Map Table

I/O # Application I/O

I/O (0) FOLDER I GPIO HIGH (Open) LOW (Closed)

I/O (1) MELODY_INT I GPIO HIGH LOW

I/O (2) SPK_EN I GPIO HIGH LOW

I/O (3) DSR I GPIO HIGH LOW

I/O (4) LCD_BACKLIGHT I GPIO LOW HIGH

I/O (5) SIM_PWRCTRL O SIM HIGH HIGH

I/O (6) BCLKX I GPIO LOW(REC) HIGH(SPK)

I/O (7) LCD_RESET O GPIO HIGH LOW

I/O (8) IF_MODE O GPIO LOW HIGH

I/O (9) CAM_HOLD O GPIO LOW HIGH

I/O (10) INDLED_R O GPIO LOW HIGH

I/O (11) INDLED_G O GPIO LOW HIGH

I/O (12) LCD_ID O GPIO RESERVED

I/O (13) HANDSFREE I GPIO HIGH LOW

I/O (14) NBHE O MEMORY

I/O (15) NBLE O MEMORY

Resource

State

Inactive

State

Active

State

3.8 Analog Baseband (ABB) Processor

3.8.1. General Description

IOTA is Analog Baseband (ABB) Chip supports GSM900, DCS1800, PCS1900, GPRS Class 10 with Digital Basband Chip (Calypso G2). IOTA processes GSM modulation/demodulation and power management operations.

Block Description

• Audio Signal Processing & Interface

• Baseband in-phase(I), quadrature(Q) Signal Processing

• RF interface with DBB (time serial port)

• Supply voltage regulation

-24-

• Battery charging control

• Switch ON/OFF

Figure 9. Top level block diagram of the IOTA(TWL3014CGGM)

• 1.8V/3V SIM card Interface

• 4 internal & 4external ADC channels

-25-

3.8.2. Audio Signal Processing & Interface

The voice codec circuitry processes analog audio components in the voice uplink (VUL) path and applies this signal to the voice signal interface for eventual baseband modulation. In the voice downlink (VDL) path, the codec circuitry changes voice component data received from the voice serial interface (VSP) into analog audio.

Figure 10. Audio Interface Block Diagram

-26-

3.8.3. Audio uplink processing

The VUL path includes two input stages. The first stage is a microphone amplifier, compatible with electret microphones containing a FET buffer with open drain output. The microphone amplifier has a gain of typically 25.6 dB (±1 dB) and provides an external voltage of 2.0 V or 2.5 V to bias the microphone (MICBIAS). The auxiliary audio input can be used as an alternative source for higher level speech signals. This stage performs single-ended-to differential conversion and provides a programmable gain of 4.6 dB or 28.2 dB. The third stage is a headset microphone amplifier, compatible with electret microphones. The headset microphone amplifier has a gain of typically 18 dB and provides an external voltage of 2.0 V or 2.5 V to bias the headset microphone (HSMICBIAS). When one of the input stages (MICI, AUXI, HSMICP) is in use, the two other input stages are disabled and powered down. The resulting fully differential signal is fed to the analog-to-digital converter (ADC). The ADC conversion slope depends on the value of the internal voltage reference. Analog-to-digital conversion is performed by a third-order Σ-Δ modulator with a sampling rate of 1 MHz. Output of the ADC is fed to a speech digital filter, which performs the decimation down to 8 kHz and band-limits the signal with both low-pass and high-pass transfer functions. Programmable gain can be set digitally from -12 dB to +12 dB in 1-dB steps and is programmed with bits 4-0 (VULPG(4:0)) of the voiceband uplink register. The speech samples are then transmitted to the DSP via the VSP at a rate of 8 kHz. There are 15 meaningful output bits. Programmable functions of the VUL path, power-up, input selection, and gain are controlled by the BSP or the USP via the serial interfaces. The VUL path can be powered down by bit 0 (VULON) of the power down register.

Figure 11. Uplink Path

-27-

3.8.4. Audio downlink processing

The VDL path receives speech samples at the rate of 8 kHz from the DSP via the VSP and converts them to analog signals to drive the external speech transducer. The digital speech coming from the DSP is first fed to a speech digital filter that has two functions. The first function is to interpolate the input signal and to increase the sampling rate from 8 kHz up to 40 kHz to allow the digital-to-analog conversion to be performed by an oversampling digital modulator. The second function is to band-limit the speech signal with both low-pass and high-pass transfer functions. The filter, the PGA gain, and the volume gain can be bypassed by programming bit 9 (VFBYP) in the voiceband control register 1. The interpolated and band-limited signal is fed to a second order Σ-Δ digital modulator sampled at 1 MHz to generate a 4-bit (9 levels) oversampled signal. This signal is then passed through a dynamic element matching block and then to a 4-bit digital-to-analog converter (DAC). The volume control and the programmable gain are performed in the voiceband digital filter. Volume control is performed in steps of 6 dB from 0 dB to -24 dB. In mute state, attenuation is higher than 40 dB. A fine adjustment of gain is possible from -6 dB to +6 dB in 1-dB steps to calibrate the system depending on the earphone characteristics. This configuration is programmed with the voiceband downlink control register.

Figure 12. Downlink Path

-28-

3.8.5. Baseband Codec (BBC)

Baseband codec is composed of baseband uplink path (BUL) and baseband downlink path (BDL). BUL makes GMSK (Gaussian Minimum Shift Keying) modulated signal which has In-phase (I) component and quadrature (Q) component with burst data from DBB. This modulated signal is transmitted through RF section via air. BDL process is opposite procedure of BUL. Namely, it performs GMSK demodulation with input analog I&Q signal from RF section, and then transmit it to DSP of DBB chip with 270.833kHz data rate through BSP.

Figure 13. Baseband Codec Block Diagram

3.8.6. Voltage Regulation (VREG)

There are 7 LDO (Low Drop Output) regulators in ABB chip. The output of these 7 LDOs are as following table. (Figure14) shows the power supply related blocks of DBB/ABB and their interfaces in L1100.

-29-

+ 115 hidden pages