LG 60LN549E-ZE User Manual

Page 1
Internal Use Only
LED TV
SERVICE MANUAL
CHASSIS : LD3AG
MODEL : 60LN549E 60LN549E-ZE
CAUTION
BEFORE SERVICING THE CHASSIS, READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
Printed in KoreaP/NO : MFL67800112 (1309-REV00)
Page 2
CONTENTS
CONTENTS .............................................................................................. 2
SAFETY PRECAUTIONS ........................................................................ 3
SERVICING PRECAUTIONS ................................................................... 4
SPECIFICATION ...................................................................................... 6
ADJUSTMENT INSTRUCTION ............................................................. 10
TROUBLESHOOTING GUIDE ................................................................ 19
BLOCK DIAGRAM ................................................................................. 25
EXPLODED VIEW .................................................................................. 26
SCHEMATIC CIRCUIT DIAGRAM ..............................................................
Only for training and service purposes
- 2 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 3
SAFETY PRECAUTIONS
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the Schematic Diagram and Exploded View. It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
General Guidance
An isolation Transformer should always be used during the servicing of a receiver whose chassis is not isolated from the AC power line. Use a transformer of adequate power rating as this protects the technician from accidents resulting in personal injury from electrical shocks.
It will also protect the receiver and it's components from being damaged by accidental shorts of th e cir cuitry that may be inadvertently introduced during the service operation.
If any fuse (or Fusible Resistor) in this TV receiver is blown, replace it with the specified.
When replacing a high wattage resistor (Oxide Metal Film Resistor, over 1 W), keep the resistor 10 mm away from PCB.
Keep wires away from high voltage or high temperature parts.
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposed metallic parts of the cabinet, such as antennas, terminals, etc., to be sure the set is safe to operate without damage of electrical shock.
Leakage Current Cold Check(Antenna Cold Check)
With the instrument AC plug removed from AC source, connect an electrical jumper across the two AC plug prongs. Place the AC switch in the on position, connect one lead of ohm-meter to the AC plug prongs tied together and touch other ohm-meter lead in turn to each exposed metallic parts such as antenna terminals, phone jacks, etc. If the exposed metallic part has a return path to the chassis, the measured resistance should be between 1 MΩ and 5.2 MΩ. When the exposed metal has no return path to the chassis the reading must be infinite. An other abnormality exists that must be corrected before the receiver is returned to the customer.
Leakage Current Hot Check (See below Figure)
Plug the AC cord directly into the AC outlet.
Do not use a line Isolation Transformer during this check. Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor between a known good earth ground (Water Pipe, Conduit, etc.) and the exposed metallic parts. Measure the AC voltage across the resistor using AC voltmeter with 1000 ohms/volt or more sensitivity. Reverse plug the AC cord into the AC outlet and repeat AC voltage measurements for each exp ose d metallic par t. Any voltage measured must not exceed 0.75 volt RMS which is corresponds to
0.5 mA. In case any measurement is out of the limits specified, there is possibility of shock hazard and the set must be checked and repaired before it is returned to the customer.
Leakage Current Hot Check circuit
Only for training and service purposes
- 3 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 4
SERVICING PRECAUTIONS
CAUTION: Before servicing receivers covered by this service manual and its supplements and addenda, read and follow the
SAFETY PRECAUTIONS on page 3 of this publication. NOTE: If unforeseen circumstances create conict between the
following servicing precautions and any of the safety precautions on page 3 of this publication, always follow the safety precau­tions. Remember: Safety First.
General Servicing Precautions
1. Always unplug the receiver AC power cord from the AC power source before;
a. Removing or reinstalling any component, circuit board
module or any other receiver assembly.
b. Disconnecting or reconnecting any receiver electrical plug
or other electrical connection.
c. Connecting a test substitute in parallel with an electrolytic
capacitor in the receiver. CAUTION: A wrong part substitution or incorrect polarity installation of electrolytic capacitors may result in an explo­sion hazard.
2. Test high voltage only by measuring it with an appropriate high voltage meter or other voltage measuring device (DVM, FETVOM, etc) equipped with a suitable high voltage probe. Do not test high voltage by "drawing an arc".
3. Do not spray chemicals on or near this receiver or any of its assemblies.
4. Unless specied otherwise in this service manual, clean electrical contacts only by applying the following mixture to the contacts with a pipe cleaner, cotton-tipped stick or comparable non-abrasive applicator; 10 % (by volume) Acetone and 90 % (by volume) isopropyl alcohol (90 % - 99 % strength) CAUTION: This is a ammable mixture. Unless specied otherwise in this service manual, lubrication of contacts in not required.
5. Do not defeat any plug/socket B+ voltage interlocks with which receivers covered by this service manual might be equipped.
6. Do not apply AC power to this instrument and/or any of its electrical assemblies unless all solid-state device heat sinks are correctly installed.
7. Always connect the test receiver ground lead to the receiver chassis ground before connecting the test receiver positive lead. Always remove the test receiver ground lead last.
8. Use with this receiver only the test xtures specied in this service manual. CAUTION: Do not connect the test xture ground strap to any heat sink in this receiver.
Electrostatically Sensitive (ES) Devices
Some semiconductor (solid-state) devices can be damaged eas­ily by static electricity. Such components commonly are called Electrostatically Sensitive (ES) Devices. Examples of typical ES devices are integrated circuits and some eld-effect transistors and semiconductor “chip” components. The following techniques should be used to help reduce the incidence of component dam­age caused by static by static electricity.
1. Immediately before handling any semiconductor component or semiconductor-equipped assembly, drain off any electrostatic charge on your body by touching a known earth ground. Alter­natively, obtain and wear a commercially available discharg­ing wrist strap device, which should be removed to prevent potential shock reasons prior to applying power to the unit under test.
2. After removing an electrical assembly equipped with ES devices, place the assembly on a conductive surface such as aluminum foil, to prevent electrostatic charge buildup or expo­sure of the assembly.
3. Use only a grounded-tip soldering iron to solder or unsolder ES devices.
4. Use only an anti-static type solder removal device. Some sol­der removal devices not classied as “anti-static” can generate electrical charges sufcient to damage ES devices.
5. Do not use freon-propelled chemicals. These can generate electrical charges sufcient to damage ES devices.
6. Do not remove a replacement ES device from its protective package until immediately before you are ready to install it. (Most replacement ES devices are packaged with leads elec­trically shorted together by conductive foam, aluminum foil or comparable conductive material).
7. Immediately before removing the protective material from the leads of a replacement ES device, touch the protective mate­rial to the chassis or circuit assembly into which the device will be installed. CAUTION: Be sure no power is applied to the chassis or cir­cuit, and observe all other safety precautions.
8. Minimize bodily motions when handling unpackaged replace­ment ES devices. (Otherwise harmless motion such as the brushing together of your clothes fabric or the lifting of your foot from a carpeted oor can generate static electricity suf­cient to damage an ES device.)
General Soldering Guidelines
1. Use a grounded-tip, low-wattage soldering iron and appropri­ate tip size and shape that will maintain tip temperature within the range or 500 °F to 600 °F.
2. Use an appropriate gauge of RMA resin-core solder composed of 60 parts tin/40 parts lead.
3. Keep the soldering iron tip clean and well tinned.
4. Thoroughly clean the surfaces to be soldered. Use a mall wire­bristle (0.5 inch, or 1.25 cm) brush with a metal handle. Do not use freon-propelled spray-on cleaners.
5. Use the following unsoldering technique
a. Allow the soldering iron tip to reach normal temperature.
(500 °F to 600 °F) b. Heat the component lead until the solder melts. c. Quickly draw the melted solder with an anti-static, suction-
type solder removal device or with solder braid.
CAUTION: Work quickly to avoid overheating the circuit
board printed foil.
6. Use the following soldering technique. a. Allow the soldering iron tip to reach a normal temperature
(500 °F to 600 °F)
b. First, hold the soldering iron tip and solder the strand
against the component lead until the solder melts.
c. Quickly move the soldering iron tip to the junction of the
component lead and the printed circuit foil, and hold it there only until the solder ows onto and around both the compo­nent lead and the foil. CAUTION: Work quickly to avoid overheating the circuit board printed foil.
d. Closely inspect the solder area and remove any excess or
splashed solder with a small wire-bristle brush.
Only for training and service purposes
- 4 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 5
IC Remove/Replacement
Some chassis circuit boards have slotted holes (oblong) through which the IC leads are inserted and then bent at against the cir­cuit foil. When holes are the slotted type, the following technique should be used to remove and replace the IC. When working with boards using the familiar round hole, use the standard technique as outlined in paragraphs 5 and 6 above.
Removal
1. Desolder and straighten each IC lead in one operation by gently prying up on the lead with the soldering iron tip as the solder melts.
2. Draw away the melted solder with an anti-static suction-type solder removal device (or with solder braid) before removing the IC.
Replacement
1. Carefully insert the replacement IC in the circuit board.
2. Carefully bend each IC lead against the circuit foil pad and solder it.
3. Clean the soldered areas with a small wire-bristle brush. (It is not necessary to reapply acrylic coating to the areas).
"Small-Signal" Discrete Transistor Removal/Replacement
1. Remove the defective transistor by clipping its leads as close as possible to the component body.
2. Bend into a "U" shape the end of each of three leads remain­ing on the circuit board.
3. Bend into a "U" shape the replacement transistor leads.
4. Connect the replacement transistor leads to the corresponding leads extending from the circuit board and crimp the "U" with long nose pliers to insure metal to metal contact then solder each connection.
Power Output, Transistor Device Removal/Replacement
1. Heat and remove all solder from around the transistor leads.
2. Remove the heat sink mounting screw (if so equipped).
3. Carefully remove the transistor from the heat sink of the circuit board.
4. Insert new transistor in the circuit board.
5. Solder each transistor lead, and clip off excess lead.
6. Replace heat sink.
Diode Removal/Replacement
1. Remove defective diode by clipping its leads as close as pos­sible to diode body.
2. Bend the two remaining leads perpendicular y to the circuit board.
3. Observing diode polarity, wrap each lead of the new diode around the corresponding lead on the circuit board.
4. Securely crimp each connection and solder it.
5. Inspect (on the circuit board copper side) the solder joints of the two "original" leads. If they are not shiny, reheat them and if necessary, apply additional solder.
3. Solder the connections. CAUTION: Maintain original spacing between the replaced component and adjacent components and the circuit board to prevent excessive component temperatures.
Circuit Board Foil Repair
Excessive heat applied to the copper foil of any printed circuit board will weaken the adhesive that bonds the foil to the circuit board causing the foil to separate from or "lift-off" the board. The following guidelines and procedures should be followed when­ever this condition is encountered.
At IC Connections
To repair a defective copper pattern at IC connections use the following procedure to install a jumper wire on the copper pattern side of the circuit board. (Use this technique only on IC connec­tions).
1. Carefully remove the damaged copper pattern with a sharp knife. (Remove only as much copper as absolutely necessary).
2. carefully scratch away the solder resist and acrylic coating (if used) from the end of the remaining copper pattern.
3. Bend a small "U" in one end of a small gauge jumper wire and carefully crimp it around the IC pin. Solder the IC connection.
4. Route the jumper wire along the path of the out-away copper pattern and let it overlap the previously scraped end of the good copper pattern. Solder the overlapped area and clip off any excess jumper wire.
At Other Connections
Use the following technique to repair the defective copper pattern at connections other than IC Pins. This technique involves the installation of a jumper wire on the component side of the circuit board.
1. Remove the defective copper pattern with a sharp knife. Remove at least 1/4 inch of copper, to ensure that a hazardous condition will not exist if the jumper wire opens.
2. Trace along the copper pattern from both sides of the pattern break and locate the nearest component that is directly con­nected to the affected copper pattern.
3. Connect insulated 20-gauge jumper wire from the lead of the nearest component on one side of the pattern break to the lead of the nearest component on the other side. Carefully crimp and solder the connections. CAUTION: Be sure the insulated jumper wire is dressed so the it does not touch components or sharp edges.
Fuse and Conventional Resistor Removal/Replacement
1. Clip each fuse or resistor lead at top of the circuit board hollow stake.
2. Securely crimp the leads of replacement component around notch at stake top.
Only for training and service purposes
- 5 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 6
SPECIFICATION
NOTE : Specifications and others are subject to change without notice for improvement
.
1. Application range
This specification is applied to the LED TV used LD3AG chassis.
2. Requirement for Test
Each part is tested as below without special appointment.
1) Temperature: 25 °C ± 5 °C(77 °F ± 9 °F), CST: 40 °C ± 5 °C
2) Relative Humidity: 65 % ± 10 %
3) Power Voltage : Standard input voltage (AC 100-240 V~, 50/60 Hz) * Standard Voltage of each products is marked by models.
4) Specification and performance of each parts are followed
ea ch drawing and s pe cificatio n b y p art number in accordance with BOM.
5) The receiver must be operated for about 5 minutes prior to
the adjustment.
3. Test method
1) Performance: LGE TV test method followed
2) Demanded other specification
- Safety : CE, IEC specification
- EMC : CE, IEC
4. Model General Specification
No. Item Specication Remarks
1 Market EU(PAL Market-37Countries) DTV & Analog (Total 37 countries)
DTV (MPEG2/4, DVB-T) :37 countries UK/Italy/Germany/France/Spain/Sweden/Finland/Nether­lands/ Belgium/Luxemburg/Greece/Denmark/Czech/Austria /Hungary/Swiss/Croatia/Turkey/Norway/Slovenia/Poland/ Ukraine/Portugal/Ireland/Morocco/Latvia/Estonia/Lithania/ Rumania/Bulgaria/Russia/Slovakia/Bosnia/Serbia/Albania/ Kazakhstan/Belarus
DTV (MPEG2/4, DVB-T2): 8 countries
UK/Denmark/Sweden/Finland/Norway/Ireland/Ukraine/Kaza­khstan
DTV (MPEG2/4, DVB-C): 37 countries
UK/Italy/Germany/France/Spain/Sweden/Finland/Nether­lands/ Belgium/Luxemburg/Greece/Denmark/Czech/Austria /Hungary/Swiss/Croatia/Turkey/Norway/Slovenia/Poland/ Ukraine/Portugal/Ireland/Morocco/Latvia/Estonia/Lithania/ Rumania/Bulgaria/Russia/Slovakia/Bosnia/Serbia/Albania/ Kazakhstan/Belarus
DTV (MPEG2/4,DVB-S): 29 countries
Italy/Germany/France/Spain/Netherlands/Belgium/Luxem­burg/ Greece/Czech/Austria/Hungary/Swiss/Croatia/Turkey/ Slovenia/Poland/Portugal/Morocco/Latvia/Estonia/Lithuania/ Rumania/Bulgaria/Russia/Slovakia/Bosnia/Serbia/Albania/ Belarus
Supported satellite : 22 satellites
HISPASAT 1C/1D, ATLANTIC BIRD 2, NILESAT 101/102, ATLANTIC BIRD 3, AMOS 2/3, THOR 5/6, IRIUS 4, EUTEL­SAT-W3A, EUROBIRD 9A, EUTELSAT-W2A, HOTBIRD 6/8/9, EUTELSAT-SESAT, ASTRA 1L/H/M/KR, ASTRA 3A/3B, BADR 4/6, ASTRA 2D, EUROBIRD 3, EUTELSAT-W7, HEL­LASSAT 2, EXPRESS AM1, TURKSAT 2A/3A, INTERSAT10
Only for training and service purposes
- 6 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 7
No. Item Specication Remarks
Analogue TV
1) PAL-BG
2) PAL-DK
2 Broadcasting system
3 Receiving system
4 Scart Jack (1EA) PAL, SECAM Scart 1 Jack is Full scart and support RF-OUT(analog).
5 Component Input (1EA)
6 RGB Input RGB-PC
7 HDMI Input (3EA)
8 Audio Input (1EA) RGB/DVI/Component Audio
9 SDPIF out (1EA) SPDIF out
10 External Speaker out (1EA) Stereo, 1W (8 Ω), Single-End 3P Phone Jack type
11 External Speaker out Control (1EA) Phone Jack 3P Phone Jack type
12 Earphone out (1EA)
13 USB
14 DVB
15 RS232C(1EA) Interactive mode support
16 Ethernet (1EA)
3) PAL-I/I’
4) SECAM L/L’
Digital TV
1) DVB-T/C/T2
Satellite Digital TV
1) DVB-T/C/S/S2
Analog : Upper Heterodyne Digital : COFDM , QAM
Y/Cb/Cr Y/Pb/Pr
HDMI1-DTV/DVI HDMI2-DTV HDMI3-DTV
Antenna, AV1, AV2, Component, RGB, HDMI1, HDMI2, HDMI3
EMF, DivX HD, For SVC (download)
DVB-T
DVB-C
Analogue TV : (RF) VHF: E2 to E12, UHF : E21 to E69 (CATV) S1 to S20, HYPER: S21 to S47
Digital TV : VHF, UHF
Satellite TV : VHF, UHF, C-Band, Ku-Band
* DVB-T2 (T2 model only support ) * DVB-S/S2 (Satellite model only support )
► DVB-T
- Guard Interval (Bitrate_Mbit/s) 1/4, 1/8, 1/16, 1/32
- Modulation : Code Rate QPSK : 1/2, 2/3, 3/4, 5/6, 7/8 16-QAM : 1/2, 2/3, 3/4, 5/6, 7/8 64-QAM : 1/2, 2/3, 3/4, 5/6, 7/8 ► DVB-T2
- Guard Interval (Bitrate_Mbit/s) 1/4, 1/8, 1/16, 1/32, 1/128, 19/128, 19/256,
- Modulation : Code Rate QPSK : 1/2, 2/5, 2/3, 3/4, 5/6 16-QAM : 1/2, 2/5, 2/3, 3/4, 5/6 64-QAM : 1/2, 2/5, 2/3, 3/4, 5/6 256-QAM : 1/2, 2/5, 2/3, 3/4, 5/6 ► DVB-C
- Symbolrate : 4.0Msymbols/s to 7.2Msymbols/s
- Modulation : 16QAM, 64-QAM, 128-QAM and 256-QAM ► DVB-S
- symbol rate DVB-S2 (8PSK / QPSK) : 2 ~ 45Msymbol/s DVB-S (QPSK) : 2 ~ 45Msymbol/s
- viterbi DVB-S mode : 1/2, 2/3, 3/4, 5/6, 7/8 DVB-S2 mode : 1/2, 2/3, 3/4, 3/5, 4/5, 5/6, 8/9, 9/10
Phone Jack type Video only(Rear)
Analog(D-SUB 15PIN) *LN549E-ZA model only support
PC(HDMI version 1.3) Support HDCP The number of Input ports is different by model.
RGB/DVI & Component Audio common port * Component/DVI Audio (LP63xH-ZA model support) * Component/RGB/DVI Audio (LN549E-ZA model support)
JPEG, MP3, DivX HD * 1EA (LP63xH-ZA model support ) * 2EA (LN549E-ZA model support )- USB IN, Wireless Dongle : Wireless Dongle port only use for Wireless
CI : UK, Finland, Denmark, Norway, Sweden, Russia, Spain, Ireland,
Luxemburg, Belgium, Netherland
CI+ : France(Canal+), Italy(DGTVi)
CI : Switzerland, Austria, Slovenia, Hungary, Bulgaria CI+ : Switzerland(UPC,Cablecom), Netherland(Ziggo),
Germany(KDG,CWB), Finland(labwise)
Support only communication with Pro :Centrc Server Support only LP63xH-ZA model
Only for training and service purposes
- 7 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 8
5. Supported video resolutions (2D)
5.1. Component Input (Y, CB/PB, CR/PR)
No. Resolution H-freq(kHz) V-freq(Hz) Pixel clock(MHz) Proposed
1 720*576 15.625 50.00 13.5 SDTV ,DVD 576I
2 720*480 15.73 60.00 13.5135 SDTV ,DVD 480I
3 720*480 15.73 59.94 13.50 SDTV ,DVD 480I
4 720*576 31.25 50.00 27.00 SDTV 576P
5 720*480 31.50 60.00 27.027 SDTV 480P
6 720*480 31.47 59.94 27.00 SDTV 480P
7 1280*720 37.50 50.00 74.25 HDTV 720P
8 1280*720 45.00 60.00 74.25 HDTV 720P
9 1280*720 44.96 59.94 74.176 HDTV 720P
10 1920*1080 28.125 50.00 74.25 HDTV 1080I
11 1920*1080 33.75 60.00 74.25 HDTV 1080I
12 1920*1080 33.72 59.94 74.176 HDTV 1080I
13 1920*1080 56.25 50.00 148.50 HDTV 1080P
14 1920*1080 67.50 60.00 148.50 HDTV 1080P
15 1920*1080 67.432 59.94 148.352 HDTV 1080P
16 1920*1080 27.00 24.00 74.25 HDTV 1080P
17 1920*1080 26.97 23.94 74.176 HDTV 1080P
18 1920*1080 33.75 30.00 74.25 HDTV 1080P
19 1920*1080 33.71 29.97 74.176 HDTV 1080P
5.2. RGB Input (PC) - HD Model
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed DDC
1. 640*480 31.469 59.94 VESA(VGA) O
2. 800*600 37.879 60.31 VESA(SVGA) O
3. 1024*768 48.363 60.00 VESA(XGA) O
4. 1152*864 54.348 60.053 VESA O
5.3. RGB Input (PC) - FHD Model
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed DDC
1 640*350 31.468 70.09 25.17 EGA X
2 720*400 31.469 70.08 28.32 DOS O
3 640*480 31.469 59.94 25.17 VESA(VGA) O
4 800*600 37.879 60.31 40.00 VESA(SVGA) O
5 1024*768 48.363 60.00 65.00 VESA(XGA) O
6 1152*864 54.348 60.053 80.00 VESA O
7 1360*768 47.712 60.015 85.50 VESA (WXGA) O
8 1920*1080 66.587 59.934 138.5 HDTV 1080P O
Only for training and service purposes
- 8 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 9
5.3. HDMI Input(PC/DTV)
No. Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz) Proposed Remark
PC(DVI) DDC
1 640*350 31.468 70.09 25.17 EGA X
2 720*400 31.469 70.08 28.32 DOS O
3 640*480 31.469 59.94 25.17 VESA(VGA) O
4 800*600 37.879 60.31 40.00 VESA(SVGA) O
5 1024*768 48.363 60.00 65.00 VESA(XGA) O
6 1152*864 54.348 60.053 80.00 VESA O
7 1360*768 47.712 60.015 85.50 VESA (WXGA) O
8 1280*1024 63.981 60.020 108.0 VESA (SXGA) O
9 1920*1080 67.50 60.00 148.5 HDTV 1080P O
DTV
1 720*480 31.47 59.94 27.00 SDTV 480P
2 720*480 31.50 60.00 27.027 SDTV 480P
3 720*576 31.250 50.00 27.00 SDTV 576P
4 1280*720 37.50 50.00 74.25 HDTV 720P
5 1280*720 45.00 60.00 74.25 HDTV 720P
6 1280*720 44.96 59.94 74.176 HDTV 720P
7 1920*1080 28.125 50.00 74.25 HDTV 1080I
8 1920*1080 33.75 60.00 74.25 HDTV 1080I
9 1920*1080 33.72 59.94 74.176 HDTV 1080I
10 1920*1080 56.250 50.00 148.50 HDTV 1080P
11 1920*1080 67.50 60.00 148.50 HDTV 1080P
12 1920*1080 67.432 59.94 148.352 HDTV 1080P
13 1920*1080 27.00 24.00 74.25 HDTV 1080P
14 1920*1080 26.97 23.976 74.176 HDTV 1080P
15 1920*1080 33.75 30.00 74.25 HDTV 1080P
Only for training and service purposes
- 9 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 10
ADJUSTMENT INSTRUCTION
1. Application Range
This specification sheet is applied to all of the LED TV with LD3AG chassis.
2. Designation
(1) The adjustment is according to the order which is designated
and which must be followed, according to the plan
can be changed only on agreeing. (2) Power adjustment : Free Voltage. (3) Magnetic Field Condition: Nil. (4) Input signal Unit: Product Specification Standard. (5) Reserve after operation : Above 5 Minutes (Heat Run) Temperature : at 25 °C ± 5 °C Relative humidity : 65 ± 10 % Input voltage : 220 V, 60 Hz (6) Adjustment equipments: Color Analyzer(CA-210 or CA-110),
DDC Adjustment Jig, Service remote control. (7) Push the "IN STOP" key - For memory initialization.
Case1 : Software version up
1. After downloading S/W by USB , TV set will reboot automatically.
2. Push “In-stop” key.
3. Push “Power on” key.
4. Function inspection
5. After function inspection, Push “In-stop” key.
Case2 : Function check at the assembly line
1. When TV set is entering on the assembly line, Push “In-stop” key at rst.
2. Push “Power on” key for turning it on.
→ If you push “Power on” key, TV set will recover
channel information by itself.
3. After function inspection, Push “In-stop” key.
3. Main PCB check process
▪ APC - After Manual-Insert, executing APC
* Boot file Download
(1) Execute ISP program "Mstar ISP Utility" and then click
"Config" tab.
(2) Set as below, and then click "Auto Detect" and check "OK"
message. If "Error" is displayed, check connection between computer, jig, and set.
(3) Click "Read" tab, and then load download file(XXXX.bin)
by clicking "Read"
(1)
filexxx.bin
which
(4) Click "Connect" tab. If "Can't" is displayed, check connection
between computer, jig, and set.
(2)
(3)
Please Check the Speed : To use speed between from 200KHz to 400KHz
(5) Click "Auto" tab and set as below. (6) Click "Run". (7) After downloading, check "OK" message.
(4)
filexxx.bin
(5)
(7)...........OK
(6)
* USB DOWNLOAD
(1) Put the USB Stick to the USB socket. (2) Automatically detecting update file in USB Stick.
- If your downloaded program version in USB Stick is Low, it didn't work. But your downloaded version is High, USB data is automatically detecting.
(3) Show the message "Copying files from memory". (4) Updating is starting.
(5) Updating Completed, The TV will restart automatically. (6) If your TV is turned on, check your updated version and
Tool option. (explain the Tool option, next stage)
* If downloading version is more high than your TV have, TV
can lost all channel data. In this case, you have to channel recover. if all channel data is cleared, you didn’t have a DTV/ ATV test on production line.
Only for training and service purposes
* After downloading, have to adjust Tool Option again.
- 10 -
(1) Push "IN-START" key in service remote control. (2) Select "Tool Option 1" and push "OK" key. (3) Punch in the number. (Each model has their number)
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 11
3.1. ADC Process
(1) ADC
- Enter Service Mode by pushing "ADJ" key,
- Enter Internal ADC mode by pushing "►" key at "8. ADC Calibration".
EZ ADJUST
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Tool Option5
5. Commercial Tool Option
6. Country Group
7. Area Option
8.ADC Calibration
9. White Balance
10. 10 Point WB
11. Test Pattern
12 EDID D/L
13. Sub B/C
14. Ext. Input Adjust
ADC Calibration
ADC Comp 480i
ADC Comp 1080p
ADC RGB
Start Reset
NG
NG
NG
<Caution> Using "P-ONLY" key of the Adjustment remote
control, power on TV.
If there is no Component Input, disappear “ADC Comp” message.
* ADC Calibration Protocol (RS232)
No. Item CMD 1 CMD 2 Data 0 Enter Adjust MODE
ADC adjust ADC Adjust A D 1 0
Adjust ‘Mode In’
A A 0 0
When transfer the ‘Mode In’, Carry the command. Automatically adjustment (The use of a internal pattern)
Adjust Sequence ▪ aa 00 00 [Enter Adjust Mode] ▪ xb 00 40 [Component1 Input (480i)] ▪ ad 00 10 [Adjust 480i Comp1] ▪ xb 00 60 [RGB Input (1024*768)] ▪ ad 00 10 [Adjust 1024*768 RGB] ▪ aa 00 90 End Adjust mode * Required equipment : Adjustment remote control.
3.2. Function Check
3.2.1. Check display and sound
■ Check Input and Signal items. (cf. work instructions)
1. TV
2. AV
3. COMPONENT (480i)
4. RGB (PC : 1024 x 768 @ 60hz)
5. HDMI
6. PC Audio In * Display and Sound check is executed by Remote controller
Caution : Not to push the INSTOP KEY after completion if the
function inspection.
4. Total Assembly line process
4.1. Adjustment Preparation
▪ W/B Equipment condition
ca210 : LED -> CH14, Test signal: Inner pattern(80IRE)
▪ Above 5 minutes H/run in the inner pattern. (“power on” key
of adjust remote control)
▪ If it is executed W/B adjustment in 2~3 minutes H/run, it is
adjusted by Target data
Mode Temp Coordinate spec Model
Cool 13,000 k
Warm 6,500 k
▪ Normal line
Aging
time
(Min)
1 0-2 281 287 295 310 320 342 2 3-5 280 285 294 308 319 340 3 6-9 278 284 292 307 317 339 4 10-19 276 281 290 304 315 336 5 20-35 275 277 289 300 314 332 6 36-49 274 274 288 297 313 329 7 50-79 273 272 287 295 312 327 8 80-119 272 271 286 294 311 326 9 Over 120 271 270 285 293 310 325
▪ Aging chamber
Aging time
(Min)
1 0-5 280 285 294 308 319 340 2 6-10 276 280 290 303 315 335 3 11-20 272 275 286 298 311 330 4 21-30 269 272 283 295 308 327 5 31-40 267 268 281 291 306 323 6 41-50 266 265 280 288 305 320 7 51-80 265 263 279 286 304 318 8 81-119 264 261 278 284 303 316 9 Over 120 264 260 278 283 303 315
* Connecting picture of the measuring instrument
(On Automatic control) Inside PATTERN is used when W/B is controlled. Connect to auto controller or push Adjustment R/C P-ONLY → Enter the mode of White-Balance, the pattern will come out.
X=0.269 (± 0.002) Y=0.273 (± 0.002)
X=0.285 (± 0.002) Y=0.293 (± 0.002)
60LN549E-ZAMedium 9,300 k
X=0.313 (± 0.002) Y=0.329 (± 0.002)
Cool Medium Warm
X y x y x y
271 270 285 293 313 329
Cool Medium Warm
271 270 285 293 313 329
Only for training and service purposes
- 11 -
Full White Pattern
RS-232C Communication
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
CA-210
COLOR ANALYZER TYPE : CA-210
Page 12
* Auto-control interface and directions
(1) Adjust in the place where the influx of light like floodlight
around is blocked. (illumination is less than 10 lux).
(2) Adhere closely the Color analyzer(CA210) to the module
less than 10 cm distance, keep it with the surface of the Module and Color analyzer's prove vertically.(80° ~ 100°).
(3) Aging time
- After aging start, keep the power on (no suspension of power supply) and heat-run over 5 minutes.
- Using 'no signal' or 'POWER ONLY' or the others, check the back light on.
▪ Auto adjustment Map(RS-232C)
RS-232C COMMAND [CMD ID DATA] Wb 00 00 White Balance Start Wb 00 ff White Balance End
RS-232C COMMAND [CMD ID DATA]
MIN
CENTER
(DEFAULT)
MAX
Cool Mid Warm Cool Mid Warm
R Gain jg Ja jd 00 172 192 192 192
G Gain jh Jb je 00 172 192 192 192
B Gain ji Jc jf 00 192 192 172 192
R Cut 64 64 64 128
G Cut 64 64 64 128
B Cut 64 64 64 128
<Caution>
Color Temperature : COOL, Medium, Warm. One of R Gain/G Gain/ B Gain should be kept on 0xC0, and adjust other two lower than C0.(When R/G/B Gain are all C0, it is the FULL Dynamic Range of Module)
* Manual W/B process using adjust Remote control.
▪ After enter Service Mode by pushing "ADJ" key, ▪ Enter White Balance by pushing "►" key at "9. White
Balance".
EZ ADJUST
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Tool Option5
5. Commercial Tool Option
6. Country Group
7. Area Option
8. ADC Calibration
9. White Balance
10. 10 Point WB
11. Test Pattern
12. EDID D/L
13. Sub B/C
14. Ext. Input Adjust
Whit Balance
Color Temp.
R-Gain
G-Gain
B-Gain
R-Cut
G-Cut
B-Cut
Test-Pattern
Backlight
Reset To Set
Cool
172
172
192
64
64
64
ON
100
4.2. DPM operation confirmation (Only Apply for MNT Model)
Check if Power LED Color and Power Consumption operate as standard.
■ Set Input to RGB and connect D-sub cable to set
■ Measurement Condition: (AC 100-240V~, 50/60 Hz)
■ Confirm DPM operation at the state of screen without Signal
4.3. DDC EDID Write (RGB 128Byte )
■ Connect D-sub Signal Cable to D-Sub Jack.
■ Write EDID DATA to EEPROM (24C02) by using DDC2B
protocol.
■ Check whether written EDID data is correct or not. * For Service main Assembly, EDID have to be downloaded to
Insert Process in advance.
4.4. DDC EDID Write (HDMI 256Byte)
■ Connect HDMI Signal Cable to HDMI Jack.
■ Write EDID DATA to EEPROM(24C02) by using DDC2B
protocol.
■ Check whether written EDID data is correct or not. * For Service main Assembly, EDID have to be downloaded to
Insert Process in advance.
4.5. EDID data
(1) All Data : HEXA Value (2) Changeable Data : *: Serial No : Controlled / Data:01 **: Month : Controlled / Data:00 ***: Year : Controlled ****: Check sum
4.5.1. Auto Download
■ After enter Service Mode by pushing “ADJ” key,
■ Enter EDID D/L mode.
■ Enter “START” by pushing “OK” key. * Caution : Never connect HDMI & D-sub Cable when EDID
downloaded.
EZ ADJUST
0. Tool Option1
1. Tool Option2
2. Tool Option3
3. Tool Option4
4. Tool Option5
5. Tool Option Commercial
6. Country Group
7. Area Option
8. ADC Calibration
9. White Balance
10. 10 Point WB
11. Test Pattern
12. EDID D/L
13. Sub B/C
14. Ext. Input Adjust
EDID
HDMI1 NG
HDMI2 NG
HDMI3 NG
RGB NG
Start Reset
EDID
HDMI1 OK
HDMI2 OK
HDMI3 OK
RGB OK
Start Reset
* After you finished all adjustments, Press "In-start" key and
compare Tool option and Area option value with its BOM, if it is correctly same then unplug the AC cable. If it is not same, then correct it same with BOM and unplug AC cable. For correct it to the model's module from factory Jig model.
* Push the "IN STOP" key after completing the function
inspection. And Mechanical Power Switch must be set “ON”.
Only for training and service purposes
- 12 -
* EDID data and Model option download (RS232)
NO Item CMD 1 CMD 2 Data 0
Enter download MODE
EDID data and Model option download
Download ‘Mode In’
A A 0 0
Download A E 00 10
When transfer the ‘Mode In’, Carry the command.
Automatically download (The use of a internal data)
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 13
4.5.2. Manual Download
<Caution>
(1) Use the proper signal cable for EDID Download
- Analog EDID : Pin3 exists
- Digital EDID : Pin3 exists (2) Never connect HDMI & D-sub Cable at the same time. (3) Use the proper cables below for EDID Writing. (4) Download HDMI1, HDMI2 separately because HDMI1 is
different from HDMI2.
For Analog For HDMI EDID
D-sub to D-sub DVI-D to HDMI or HDMI to HDMI
No. Item Condition Hex Data
1 Manufacturer ID GSM 1E6D
2 Version Digital : 1 01
3 Revision Digital : 3 03
(1) FHD RGB EDID data
0 1 2 3 4 5 6 7 8 9 A B C D E F 00 00 FF FF FF FF FF FF 00 1E 6D a b 10 c 01 03 68 A0 5A 78 0A EE 91 A3 54 4C 99 26 20 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 81 80 30 01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C 40 45 00 A0 5A 00 00 00 1E 66 21 50 B0 51 00 1B 30 50 40 70 36 00 A0 5A 00 00 00 1E 00 00 00 FD 00 3A 60 3E 1E 53 10 00 0A 20 20 20 20 20 20 d 70 d 00 e
(2) FHD HDMI EDID data
0 1 2 3 4 5 6 7 8 9 A B C D E F 00 00 FF FF FF FF FF FF 00 1E 6D a b 10 c 01 03 80 A0 5A 78 0A EE 91 A3 54 4C 99 26 20 0F 50 54 A1 08 00 31 40 45 40 61 40 71 40 81 80 30 01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C 40 45 00 A0 5A 00 00 00 1E 66 21 50 B0 51 00 1B 30 50 40 70 36 00 A0 5A 00 00 00 1E 00 00 00 FD 00 3A 60 3E 1E 53 10 00 0A 20 20 20 20 20 20 d 70 d 01 e 80 02 03 22 F1 4E 10 9F 04 13 05 14 03 02 12 20 21 90 22 15 01 26 15 07 50 09 57 07 f A0 f 01 1D 80 18 71 1C 16 20 58 2C 25 00 20 C2 B0 31 00 00 9E 01 1D 00 72 51 D0 1E 20 6E 28 55 00
C0 20 C2 31 00 00 1E 02 3A 80 18 71 38 2D 40 58 2C D0 45 00 A0 5A 00 00 00 1E 01 1D 00 BC 52 D0 1E 20 E0 B8 28 55 40 C4 8E 21 00 00 1E 00 00 00 00 00 00 F0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 e
(5) Detail EDID Options are below
a. Product ID
MODEL NAME HEX EDID Table DDC Function
HD/FHD Model 0001 01 00 Analog/Digital
b. Serial No: Controlled on production line. c. Month, Year:
Week : '01' -> '01', Year : '2012' -> '16' fix
d. Model Name(Hex):
cf) TV set’s model name in EDID data is below.
Model name MODEL NAME(HEX)
LG TV 00 00 00 FC 00 4C 47 20 54 56 0A 20 20 20 20 20 20 20 (LG TV)
e. Checksum: Changeable by total EDID data.
EDID C/S data
Check sum
(Hex)
Block 0 43 5C
DE (HDMI1)
Block 1
BE (HDMI3)
FHD
HDMI RGB
f. Vendor Specific(HDMI)
Input MODEL NAME(HEX)
HDMI1 67030C001000B82D
HDMI2 67030C002000B82D
HDMI3 67030C003000B82D
4.6. Outgoing condition Configuration
■ When pressing IN-STOP key by SVC remocon, Red LED are blinked alternatively. And then automatically turn off.
(Must not AC power OFF during blinking)
4.7. HI-POT Test
4.7.1. HI-POT auto-check preparation
- Check the POWER cable and SIGNAL cable insertion condition
4.7.2. HI-POT auto-check
(1) Pallet moves in the station. (POWER CORD / AV CORD is
tightly inserted) (2) Connect the AV JACK Tester. (3) Controller (GWS103-4) on. (4) HI-POT test (Auto)
- If Test is failed, Buzzer operates.
- If Test is passed, GOOD Lamp on and move to next proc­ess automatically.
4.7.3. Checkpoint
(1) Test voltage
- Touchable Metal : 1.5 KV / min at 100 mA
- SIGNAL : 3 KV / min at 100 mA
(2) TEST time: 1 second. (case : mass production ) (3) TEST POINT
- Touchable Metal => LIVE & NEUTRAL : Touchable Metal.
- SIGNAL => LIVE & NEUTRAL : SIGNAL.
-CE (HD43MI2)
Only for training and service purposes
- 13 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 14
5. Model name & Serial number D/L
▪ Press "Power on" key of service remote control.
(Baud rate : 115200 bps) ▪ Connect RS232 Signal Cable to RS-232 Jack. ▪ Write Serial number by use RS-232. ▪ Must check the serial number at the Diagnostics of SET UP
menu. (Refer to below).
5.1. Signal Table
CMD LENGTH ADH ADL DATA_1 . . . Data_n CS DELAY
CMD : A0h LENGTH : 85~94h (1~16 bytes) ADH : EEPROM Sub Address high (00~1F) ADL : EEPROM Sub Address low (00~FF) Data : Write data CS : CMD + LENGTH + ADH + ADL + Data_1 +...+ Data_n Delay : 20ms
4) Check the model name Instart menu. → Factory name displayed. (ex 42LD450-ZA)
5) Check the Diagnostics.(DTV country only) → Buyer model displayed.(ex 42LD450)
5.2. Comand Set
Adjust mode CMD(hex) LENGTH(hex) Description
EEPROM WRITE A0h 84h+n n-bytes Write (n = 1~16)
* Description
FOS Default write : <7mode data> write Vtotal, V_Frequency, Sync_Polarity, Htotal, Hstart, Vstart, 0, Phase Data write : Model Name and Serial Number write in EEPROM,.
5.3. Method & notice
(1) Serial number D/L is using of scan equipment. (2) Sett ing of scan equ ipm ent operated by Manufac turing
Technology Group.
(3) Serial number D/L must be conformed when it is produced in
production line, because serial number D/L is mandatory by D-book 4.0.
* Manual Download(Model Name and Serial Number)
If the TV set is downloaded by OTA or Service man, sometimes model name or serial number is initialized.(Not always) There is impossible to download by bar code scan, so It need Manual download.
1) Press the "Instart" key of Adjustment remote control.
2) Go to the menu "5.Model Number D/L" like below photo.
3) Input the Factory model name or Serial number like photo.
Only for training and service purposes
- 14 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 15
6. CI+ Key Download method
CI
+ Key Value
6.1. Download Procedure
(1) Press "Power on" key of a service Remote control. (Baud rate : 115200 bps) (2) Connect RS232-C Signal Cable. (3) Write CI+ Key through RS-232-C. (4) Check whether the key was downloaded or not at ‘In Start’
menu. (Refer to below).
=> Check the Download to CI+ Key value in LGset.
1. Check the method of CI+ Key value a. Check the method on Instart menu
2. Check the method of CI+ key value (RS232)
1) Into the main ass’y mode (RS232 : aa 00 00)
CMD 1 CMD 2 Data 0
A A 0 0
2) Check the mothed of CI+ key by command (RS232 : ci 00 20)
CMD 1 CMD 2 Data 0
C I 2 0
3) result value i 01 OK 1d1852d21c1ed5dcx
7. Commercial Feature inspection
7.1. LG Logo inspection
(1) Turn on TV. (2) Check LG Logo operation when TV is turning on. (Check
LG Logo is displayed well or not.)
7.2 Welcome Screen Function check
(Image File must be in USB LG_DTV folder) (1) Press “IN STOP” key. (2) Turn on TV. (3) Insert USB. (4) Press “MENU” key. (5) Move cursor to OPTION and press “7” key 7 times. (6) Move cursor to “LOGO Image Download” key and select it.
b. Check the method of RS232C Command
1) Into the main ass’y mode (RS232 : aa 00 00)
CMD 1 CMD 2 Data 0
A A 0 0
2) Check the key download for transmitted command (RS232 : ci 00 10)
CMD 1 CMD 2 Data 0
C I 1 0
3) Result value
- Normally status for download : OKx
- Abnormally status for download : NGx
Only for training and service purposes
- 15 -
(7) Select image file.
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 16
(8) Check displayed image status(color, size) when TV is
turning on.
<Image for test- 720x576> Please use this image for test.
(9) Try this inspection with various resolution images. * Must Restore to LG Logo. (10) Press “MENU” key. (11) Move cursor to OPTION and press “7” key 7 times.
7.3. USB Cloning Function check
● CASE 1. Clock LED Model
(12) Select accurate CPU S/W le and check “LOGO Image”
button. (Press yellow color key on Remote Control.)
(13) Check LG Logo operation when TV is turning on.
Only for training and service purposes
- 16 -
If the clock LED of TV 2 is on and TV 1, 2 had a same TV channels → USB cloning is success!!
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 17
● CASE 2. No Clock LED Model
7.4. Check Commercial features concerning Output.(IR Out/SPK Out/External Clock)
Model Info Commercial Feature
Name IR Out External Speaker out External Clock
LN549E-ZA O O X
7.4.1. External SPK Out and Volume control
(1) Connect external speaker to speaker out port with phone
jack on TV side as below.
(2) Check the Max. speaker output is 1W or not. Sine wave
with 1KHz will be displayed.
(3) Press Vol. control button up/down in turns and check the
waveform of Oscilloscope
Button of Vol. control Waveform of Oscilloscope
Button of Vol. control Waveform of Oscilloscope
UP(+)
UP(+)
DOWN(-)
DOWN(-)
If the auto volume of TV 2 is on and TV 1, 2 had a same TV channels → USB cloning is success!!
Only for training and service purposes
7.4.2. IR Out
- 17 -
< Equipment & Condition > ▪ Simple Jig (commercial check JIG) ▪ Power only mode
#1
(1) Connect each other RS232C port on the Commercial
Check JIG. (2) Press any key on SVC Remote-control. (3) Check the LED status of the Check JIG.
- IR LED(OK condition: blinking) (LED #1)
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 18
7.4.3. External Clock
< Equipment & Condition > ▪ Simple Jig (External Clock Assy) ▪ Power only mode
(1) Connect external Clock Assy to CLOCK INTERFACE. (2) Check the LED CLOCK.
Check LED Clock in Power on mode.
* After nishing 7.1 ~ 7.4 inspections, press “IN STOP” key.
Only for training and service purposes
- 18 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 19
TROUBLESHOOTING GUIDE
1. Check the booting Voltage
Make sure the Stand-by Voltage.
P401 3, 5pin : +3.5V_ST
Yes
Make sure the Micom voltage.
L301 : +3.5V_ST
Yes
Make sure the CLK of X300
Is 10MHz.
Yes
Push Micom Reset(SW300) and
make sure the PWR_ON
P401 1pin : 3.3V
Yes
Make sure the Multi Voltage.
P401 9, 10pin : 24V, 13~15pin : 12V
No
Make sure the Power
Connector.
No
Exchange the L301.
No
Exchange the X300.
No
No
Re-download of
Firmware.
Exchange the circuit
board.
No
Make sure the disconnection of
Main board 3.5V circuit.
No
Exchange the Mstar(IC101)
Or Main board
No
Exchange the Circuit board.
Yes
Make sure the Output Voltage of IC
402/3/7.
IC402 : 2.5V, IC403: 1.1V, IC407 :
1.5V, Q403 : 3.3V
Yes
Make sure the voltage of LVDS
Power.
Q409 : 12V
Yes
Make sure the output of MSTAR
LVDS.
Yes
Make sure the Inverter control
P401 2pin : High
Yes
Exchange the LCD Module.
No
No
No
No
Exchange the
IC402/3/7, Q403.
Exchange the Q409.
Exchange the Mstar(IC101)
or Main board.
Exchange the circuit or
check the LCD module.
Only for training and service purposes
- 19 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 20
2. Digital TV Video
Check the Stand-by Voltage
P401 3, 5pin : +3.5V_ST
Yes
Check the Tuner 3.3V
; L2606
Yes
Check the Tuner 1.8V.
IC2603 2pin : 1.8V
Yes
Check the IF_P/N signal
TU2601~3 10/11pin
Yes
Check the LVDS output signal of
Mstar IC.
3. Analog TV Video
Check the RF cable and RF signal.
No
Exchange the L2606.
No
Exchange the IC2603.
No
Exchange the Tuner.
No
Exchange the Mstar(IC101)
or Main board.
Yes
Check the Tuner 3.3V
; L2606
Yes
Check the Tuner 1.8V.
IC2603 2pin : 1.8V
Yes
Check the CVBS signal
TU2601~3 8pin
Yes
Check the LVDS output signal of
Mstar IC.
Only for training and service purposes
No
Exchange the L2606.
No
Exchange the IC2603.
No
Exchange the Tuner.
No
Exchange the Mstar(IC101)
or Main board.
- 20 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 21
4. Component Video
Make sure the input signal type and
our TV can support the signal.
Yes
Check Component cable(gender)
defect or status of conductor
Yes
Make sure the JK1603, COMP Y/Pb/
Pr signal
Yes
Make sure the Rear_COMP_DET
signal.
Yes
No
Exchange Component Jack.
No
Exchange the R9912.
Make sure the LVDS output signal of
Mstar IC.
No
Exchange the Mstar(IC101)
5. RGB Video (LN549E Only)
Make sure the input signal type and
Our TV can support the signal.
Yes
Check the RGB cable defect or
status of conductor.
Yes
No
Check the EDID, I2C signal.
Yes
Check the JK1104 H/V_Sync/R/G/B
signal.
Download the EDID data, exchange
the Mstar(IC101) or Main board.
No
or Main board.
Exchange the D-SUB Jack.
Yes
Check the DSUB_DET signal.
Yes
Check the LVDS output signal of
Mstar IC.
Only for training and service purposes
No
Exchange the resistor R1146 / R1147.
No
Exchange the Mstar(IC101) or Main
board.
- 21 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 22
6. HDMI Video
Make sure the input signal type and
our TV can support the signal.
Yes
Check the HDMI cable defect or
status of conductor.
Yes
Check the EDID, I2C signal
R884 ~ R891
Yes
Check the HDMI Jack.
JK801, JK802, JK803
Yes
No
Exchange the IC or download the
EDID data.
No
Exchange the HDMI Jack.
Check the HDMI_DET(HPD) signal.
Yes
Check the HDMI signal.
Yes
Check the LVDS signal output.
No
No
No
Exchange the Resistor.
R810, R811, R823
Exchange the Mstar(IC101) or Main
board.
Exchange the Mstar(IC101) or Main
board.
Only for training and service purposes
- 22 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 23
7. Audio of All input
Check the speaker menu.
(menu -> sound -> TV speaker)
Yes
Check the voltage of AMP IC(IC501).
24V, 3.3V
Yes
Check the Mstar Audio_Master_CLK signal.
R148
Yes
Check the AMP I2C Line.
R140, R141
Yes
Check the Mstar I2S output.
IC501 9, 10, 11pin
Yes
Check the Audio output signal.
IC501 1, 2, 3, 4pin
No
Menu toggle
No
Exchange the AMP IC or Main board.
No
Exchange the Mstar(IC101) or Main
board.
No
Check the I2C signal or exchange the
Mstar(IC101).
No
No
Check the I2C signal or
Exchange the Mstar(IC101).
Exchange the Audio AMP.
IC501
Yes
Check the connector P501.
Yes
Check the Speaker resistor or connector.
No
No
Exchange the connector If
the connector is defect.
Exchange the speaker.
Only for training and service purposes
- 23 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 24
8. TV Audio
Check the RF cable of RF signal
Yes
Check the voltage of Tuner 3.3V : L2606
Yes
No
Menu toggle
No
Exchange the L2606.
Check the voltage of Tuner 1.8V
IC2603 2pin : 1.8V
Yes
Check the IF_P/N signal TU2601~3
10/11pin
Yes
Implement the “8. Audio of all input”
of Malfunction guide.
No
Exchange the IC2603.
No
Exchange the Tuner.
9. AUDIO IN (Component/DVI Audio) (PC Audio:LN549E Only)
Check the cable is defective.
Yes
No
Check the signal of JK1102. Exchange AUDIO IN Jack.
Yes
Implement the “8. Audio of all input” of
Malfunction guide.
Only for training and service purposes
- 24 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 25
BLOCK DIAGRAM
Gb x 1
Gb x 1
DDR3
DDR3
2
1
lash 2Gb F
NAND
HDMI2
HDMI1
CLOCK
Side HDMI
(UP D78F1164)
NEC Micom
Module
EEPROM
I2C
LVDS
74.25M
650M
NEC TX /RX
MAX3232
MST TX/RX
TV Link
S7LR2
An alog
Digital
-T/C
DVB
DVB-T2/C
DVB-T/C/S2
Tuner
Only for training and service purposes
(LGE2111A- T8)
CI
CI
FE_TS_Parallel
RGB
COMP
(phone jack type)
USB 1
USB 2
SCART
SPIDIF
Headphone
PC/ COM P L/R
AM P
Ex t SPK control
S u b Amp
Speaker
EXT
Speaker
- 25 -
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 26
400
521
EXPLODED VIEW
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the Schematic Diagram and EXPLODED VIEW. It is essenti al that these special safet y parts shoul d be replac ed with the same compo nents as recommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards. Do not modify the original design without permission of manufacturer.
540
120
LV2
LV1
530
123
810
910
900
122
200
510
200T
500
300
Only for training and service purposes
- 26 -
301
A10
A2
Stand Base + Body
Set + Stand
LGE Internal Use OnlyCopyright © LG Electronics. Inc. All rights reserved.
Page 27
MODEL OPTION
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
LNA2_CTL
RF_SWITCH_CTL
OPC&SCANNING_CTRL
SCART1_RGB/COMP1
R202
R203
PM_MODEL_OPT_1
HDMI
DSUB
SC1_R+/COMP1_Pr+
SC1_G+/COMP1_Y+
SC1_B+/COMP1_Pb+
SC1_SOG_IN
REAR_COMP_Pr+
REAR_COMP_Y+
REAR_COMP_Pb+
SIDE COMP
CVBS In/OUT
BOOSTER_OPT
RF_SW_OPT
CK+_HDMI1 CK-_HDMI1 D0+_HDMI1 D0-_HDMI1 D1+_HDMI1 D1-_HDMI1 D2+_HDMI1 D2-_HDMI1 DDC_SDA_1 DDC_SCL_1 HPD1
CK+_HDMI4 CK-_HDMI4 D0+_HDMI4 D0-_HDMI4 D1+_HDMI4 D1-_HDMI4 D2+_HDMI4 D2-_HDMI4 DDC_SDA_4 DDC_SCL_4 HPD4
CK+_HDMI2 CK-_HDMI2 D0+_HDMI2 D0-_HDMI2 D1+_HDMI2 D1-_HDMI2 D2+_HDMI2 D2-_HDMI2 DDC_SDA_2 DDC_SCL_2 HPD2
CEC_REMOTE_S7
DSUB_HSYNC DSUB_VSYNC
DSUB_R+
DSUB_G+
DSUB_B+
SC1_ID
SC1_FB
TU_CVBS
SC1_CVBS_IN
DTV/MNT_VOUT
+3.3V_Normal
100
100
R292 100
OPT
J2 J3
K3
J1 K2 K1 L2 L3 T5 T4 V5
R5
F2
F3 G3
F1 G2 G1 H2 H3 R6 U6
P5 R4
P2 R3 N2
P3 N3 N1
M3 M2 M1
V2 V3 U3 U2 T1 T2 R2 R1 T3
Y2
Y3 V1
Y4
Y5
Y6
RXACKP RXACKN RXA0P RXA0N RXA1P RXA1N RXA2P RXA2N DDCDA_DA/GPIO24 DDCDA_CK/GPIO23 HOTPLUGA/GPIO19
HOTPLUGB/GPIO20
RXCCKP RXCCKN RXC0P RXC0N RXC1P RXC1N RXC2P RXC2N DDCDC_DA/GPIO28 DDCDC_CK/GPIO27 HOTPLUGC/GPIO21
RXDCKP RXDCKN RXD0P RXD0N RXD1P RXD1N RXD2P RXD2N DDCDD_DA/GPIO30 DDCDD_CK/GPIO29 HOTPLUGD/GPIO22 CEC/GPIO5
HSYNC0 VSYNC0 RIN0P RIN0M GIN0P GIN0M BIN0P BIN0M SOGIN0
HSYNC1 VSYNC1 RIN1P RIN1M GIN1P GIN1M BIN1P BIN1M SOGIN1
HSYNC2 RIN2P RIN2M GIN2P GIN2M BIN2P BIN2M SOGIN2
CVBS0 CVBS1 CVBS2 CVBS3 CVBS4 CVBS5 CVBSOUT0 CVBSOUT1
VCOM
MODEL OPTION
PIN NAME
MODEL_OPT_0
MODEL_OPT_2 MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5
MODEL_OPT_6
* Dual Stream is only Korea 3D spec
LGE2112-T8
S7LR_DIVX_MS10
IC101
PIN NO.
AB3
F4 AB2 T25
U23 T24
B8
A8MODEL_OPT_7
I2C_SCKM1/GPIO75
I2C_SDAM1/GPIO76
SPDIF_OUT/GPIO153
I2S_IN_BCK/GPIO150
I2S_IN_SD/GPIO151
I2S_IN_WS/GPIO149
I2S_OUT_BCK/GPIO156
I2S_OUT_MCK/GPIO154
I2S_OUT_SD/GPIO157
I2S_OUT_WS/GPIO155
ET_RXD[0]/RP/GPIO60 ET_TXD[0]/TP/GPIO57
ET_RXD[1]/RN/GPIO63
ET_TXD[1]/LED1/GPIO56
ET_TX_CLK/TN/GPIO59
ET_COL/LED0/GPIO55
PHM_OFF
NON_DVB_T2
NON_3D
NON_OLED
NON_DVB_S
NON_120HZ
OS:NON_DualStream
NonOS:ErrorOut
IF_AGC
RF_AGC
SPDIF_IN/GPIO152
USB0_DM
USB0_DP
USB1_DM
USB1_DP
AUOUTL0 AUOUTL2
AUOUTL3 AUOUTR0 AUOUTR2 AUOUTR3
AUVRM
AUVAG
AUVRP
EARPHONE_OUTL EARPHONE_OUTR
ET_TX_EN/GPIO58
ET_MDC/GPIO61
ET_MDIO/GPIO62
IRIN/GPIO4
HWRESET
XOUT
LOW
FHD
VIFP
VIFM
SIFP
SIFM
AUL0 AUR0 AUL1 AUR1 AUL2 AUR2 AUL3 AUR3 AUL4 AUR4
ARC0
HIGH
HD
PHM_ONMODEL_OPT_1
DVB_T2
3D
+1.10V_VDDC
10uFC228
10uFC275
10uFC276
0.1uFC277
0.1uFC280
0.1uFC283
VDDC 1.05V
0.1uFC4011
0.1uFC4019
0.1uFC4024
VDDC : 2026mA
+1.10V_VDDC
OLED
DVB_S
120HZ
OS:DualStream
NonOS:NON_ErrorOut
Close to MSTAR
100R288
HALF_NIM/EU_NON_T2
HALF_NIM/EU_NON_T2
AC4 AD3
AC3
IP
AE3
IM
AD4 AC5
AD2 AE2
AE6 AD6
AD1
XIN
AC1
D7 D6
E3 E2
AC12 AE12
C8 D8 D9
B10 C9 B9
C10
AB9 AA11 Y9 AA9 AA7 AB8 Y8 Y10 AC7 AD7
W6 V6 V4 Y7 W5 U5
AD5
AE5 AC6
AA6 AB6
C6 C5
A6 C4
B5 C3 A3 B3 B4
N4
HDMI1_ARC
T6 N5
C237
C234
R287
1M
TP208
ANALOG SIF
Close to MSTAR
+3.3V_Normal
HALF_NIM/EU_NON_T2
TUNER_I2C
TU_SCL
TU_SDA
X201 24MHz
2.2uFC236
2.2uF
2.2uFC244
2.2uFC245
2.2uF
2.2uFC235
C253
C249
1uF
4.7uF
HDMI1_ARC
33R210
R200 10K
HALF_NIM/EU_NON_T2
100R289
0.1uFC250
0.1uFC251
L227
BLM18PG121SN1D
C4064
0.1uF
22pFC261
22pFC262
22R21 3 DVB_S 22R2 14 DVB_S
C256
0.1uF
5.6uHL2 03 HEAD_PHONE
5.6uHL2 05 HEAD_PHONE
EPHY_RP
EPHY_TP
EPHY_RN
EPHY_TN
applied on only 60 PCB
0.047uFC231
HALF_NIM/EU_NON_T2
HALF_NIM/EU_NON_T2
HALF_NIM/EU_NON_T2
R4019 10K
HALF_NIM/EU_NON_T2
SPDIF_OUT
AMP_SCL AMP_SDA DEMOD_SCL DEMOD_SDA
REAR_COMP_DET
BLM18SG121TN1D
C263 10uF
URSA_SDA
URSA_SCL
SOC_RESET
HALF_NIM/ASIA
0.1uFC257
0.1uFC258
47R4002 47R4003
0
R4004
Close to MSTAR
EXTERNAL SPEAKER OUT
L202
C268
4.7uF 10V
HEAD_PHONE
HDMI_ARC
HALF_NIM/ASIA
C4068-*1 68pF
HALF_NIM/EU_NON_T2
C4068 100pF
HALF_NIM/EU_NON_T2
TU_SIF
C4065
0.047uF 25V
HALF_NIM/EU_NON_T2
AUD_SCK AUD_MASTER_CLK_0 AUD_LRCH
AUD_LRCK
SC1/COMP1_L_IN SC1/COMP1_R_IN
PC_L_IN PC_R_IN
EXT_AMP_L
EXT_AMP_R
C272
4.7uF 10V
HEAD_PHONE
C4069 100pF
C4069-*1 68pF
DTV_IF
IF_P_MSTAR
IF_N_MSTAR
SIDE USB
I2S_I/F
AUDIO IN
IF_AGC_MAIN
SIDE_USB2_DM
SIDE_USB2_DP
SIDE_USB1_DM
SIDE_USB1_DP
H/P OUT
SCART1_Lout
SCART1_Rout
HP_LOUT
HP_ROUT
AUDIO OUT
Normal Power 3.3V
+3.3V_Normal
L204
BLM18PG121SN1D
0.1uF
0.1uFC4044
C4043
L208
BLM18PG121SN1D
+1.5V_DDR
VDD33
10uFC284
CAP_10uF_X7R
AVDD_AU33
Normal 2.5V
+2.5V_Normal
DDR3 1.5V
0.1uF
C4046
STby 3.5V
+3.3V_Normal
0.1uFC4012
0.1uFC4007
10uFC4001
CAP_10uF_X7R
C241
C240
0.1uF
0.1uF
AVDD2P5
L211
BLM18PG121SN1D
CAP_10uF_X7R
C269 10uF
AVDD2P5_MOD
L229
BLM18PG121SN1D
AVDD25_PGA
L219
BLM18PG121SN1D
L223
BLM18SG121TN1D
Close to IC with width trace
L207
BLM18PG121SN1D
0.1uFC4014
CAP_10uF_X5R
AVDD2P5:172mA
C270
0.1uF
C4070
0.1uF 16V
C4027
0.1uF
10uF
C278
0.1uFC4020
0.1uFC4025
10uF
85C
10V
C284-*1
C271
0.1uF
AVDD25_PGA:13mA
AVSS_PGA
AVDD_DDR0:55mA
AVDD_DDR1:55mA
AVDD_NODIE
0.1uFC265
0.1uFC232
0.1uFC4031
0.1uFC267
10uF
85C
10V
CAP_10uF_X5R
C4001-*1
C273
0.1uF
10uF
85C
10V
CAP_10uF_X5R
C269-*1
0.1uF
C4038
C4036
0.1uF
AVDD_NODIE:7.362mA
C286
C252
0.1uF
0.1uF
RSDS Power OPT
+1.10V_VDDC
L228
BLM18PG121SN1D
C274
0.1uF
C4009
0.1uF
C4071 10uF
C4042
MIUVDDC
modify for using side HDMI(3) HPD
0.1uF
C4062
0.1uF
AVSS_PGA
MIUVDDC
AVDD2P5
AVDD2P5_MOD
AVDD25_PGA
AVDD_NODIE
AVDD_AU33
+1.5V_DDR
VDD33
VDD33
+1.10V_VDDC
1uFC4045
S7LR_DIVX_MS10
K12
AVDDLV_USB
G9
VDDC_1
H9
VDDC_2
K10
VDDC_3
K11
VDDC_4
L10
VDDC_5
M12
VDDC_6
M13
VDDC_7
N12
VDDC_8
P14
VDDC_9
P15
VDDC_10
R10
VDDC_11
R14
VDDC_12
R15
VDDC_13
T10
VDDC_14
P10
AVDD1P0
P19
FB_CORE
R16
AVDDL_MOD
L11
AVDD10_LAN
M14
DVDD_DDR
W9
AVDD2P5_ADC_1
W10
AVDD2P5_ADC_2
W11
AVDD2P5_ADC_3
W12
AVDD25_REF
Y17
AVDD25_LAN
V18
AVDD_MOD_1
U19
AVDD_MOD_2
W14
AVDD25_PGA
W15
AVSS_PGA
U7
AVDD_NODIE
L7
AVDD_DVI_USB_1
M7
AVDD_DVI_USB_2
P7
AVDD3P3_MPLL
R7
AVDD_DMPLL
M19
DVDD_NODIE
V7
AVDD_AU33
W7
AVDD_EAR33
R19
VDDP_1
T19
VDDP_2
W18
AVDD_LPLL_1
W19
AVDD_LPLL_2
V19
VDDP_NAND
J17
AVDD_DDR0_D_1
K15
AVDD_DDR0_D_2
K16
AVDD_DDR0_D_3
L15
AVDD_DDR0_C
K17
AVDD_DDR1_D_1
L17
AVDD_DDR1_D_2
M17
AVDD_DDR1_D_3
L16
AVDD_DDR1_C
E9
GND_EFUSE
A23
GND_1
B17
GND_2
C23
GND_3
A5
GND_4
C11
GND_5
C19
GND_6
C22
GND_7
D14
GND_8
D18
GND_9
D19
GND_10
E17
GND_11
E18
GND_12
E19
GND_13
E22
GND_14
F8
GND_15
F17
GND_16
F18
GND_17
F19
GND_18
G8
GND_19
H8
GND_20
N22
GND_21
N21
GND_22
N20
GND_23
M22
GND_24
M21
GND_25
M20
GND_26
F10
GND_27
V15
GND_28
W16
GND_29
V8
GND_30
T18
GND_31
IC101
LGE2112-T8
GND_32 GND_33 GND_34 GND_35 GND_36 GND_37 GND_38 GND_39 GND_40 GND_41 GND_42 GND_43 GND_44 GND_45 GND_46 GND_47 GND_48 GND_49 GND_50 GND_51 GND_52 GND_53 GND_54 GND_55 GND_56 GND_57 GND_58 GND_59 GND_60 GND_61 GND_62 GND_63 GND_64 GND_65 GND_66 GND_67 GND_68 GND_69 GND_70 GND_71 GND_72 GND_73 GND_74 GND_75 GND_76 GND_77 GND_78 GND_79 GND_80 GND_81 GND_82 GND_83 GND_84 GND_85 GND_86 GND_87 GND_88 GND_89 GND_90 GND_91 GND_92 GND_93 GND_94 GND_95 GND_96 GND_97 GND_98
GND_99 GND_100 GND_101 GND_102 GND_103 GND_104 GND_105 GND_106 GND_107 GND_108 GND_109 GND_110 GND_111 GND_112 GND_113 GND_114 GND_115 GND_116 GND_117 GND_118 GND_119 GND_120 GND_121 GND_122 GND_123 GND_124 GND_125 GND_126 GND_127 GND_128 GND_129 GND_130 GND_131 GND_132 GND_133 GND_134 GND_135 GND_136
G10 G11 G12 G13 G14 G17 G18 G19 G24 H11 H12 H13 H14 H15 H16 H17 H18 H19 J9 J10 J11 J12 J13 J14 J15 J16 J18 J19 J25 K9 K13 K14 H10 K18 K19 K22 L8 L9 J8 L12 L13 L18 L19 M8 K8 M10 M11 L14 M15 M16 M18 M25 N10 N11 N13 N14 N15 N16 N17 N19 K7 P8 P9 M9 P11 P13 P16 P17 P18 P12 R8 R9 R11 R12 R13 R17 T8 T9 N7 T11 T12 T13 T14 T15 T16 T17 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 R18 V9 V10 V11 V12 V14 V17 T7 E8
R298
0
1KR4027
1KR4029
3D
NON_3D
R255 R256
R259
1K
R206
1K
R207
R4024 R4025
NON_EU
DVB_T2
NON_DVB_T2
R239 R240
+3.3V_Normal
1K
1K
PHM_ON
R208
R211
1K
1KR209
PHM_OFF
R212
510 510
33R228 68R229 33R230 68R231 33R232 68R233
33R253 68R254 33 68 33R257 68R258
0
33R237 68R238
COMPONENT
33 68
COMPONENT
33R241 68R242
33R244
33R260
33R246 0.047uFC227
68R252
1K
HD
R226
1K
FHD
R227
C213 C214 C215 C216
COMPONENT
COMPONENT
TP210
0.047uFC233
0.047uFC204
0.047uFC205
0.047uFC206
0.047uFC207
0.047uFC208
0.047uFC209 1000pFC210
0.047uFC211
0.047uFC212
0.047uF
0.047uF
0.047uF
0.047uF 1000pFC217
0.047uFC218
0.047uFC219
0.047uFC220
0.047uFC221
0.047uFC222
0.047uFC223 1000pFC224
0.047uFC225
0.047uFC226
MODEL_OPT_0 MODEL_OPT_1 MODEL_OPT_2 MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5 MODEL_OPT_6 MODEL_OPT_7
AE9 AC9
AC10
AD9 AC11 AD10 AE11 AD11
AE8
AD8
AC8
AA2
AA3
W2
W3 W1
AA8
W4
AA5
AA4
AA1
AB4
+2.5V_Normal
1KR4028
1K
1K
OPT
120HZ
R290
1KR293
NON_120HZ
R2911KR294
R4026
DVB_S
NON_DVB_S
10K
1KR4030
R4023
OLED
NON_OLED
2.4K
COMPONENT
COMPONENT
COMPONENT
Close to MSTAR
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
MAIN2, HW OPT
2012.11.05 2
Page 28
EARPHONE BLOCK
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
HP_LOUT
HEAD_PHONE
HP_ROUT
HEAD_PHONE
C1118 10uF 16V
C1119 10uF 16V
HEAD_PHONE
R1125 1K
HEAD_PHONE
MMBT3904(NXP)
HEAD_PHONE
R1128 1K
MMBT3904(NXP)
HEAD_PHONE
RGB/SPDIF/PC/HP/USB
Q1101
Q1102
C
B
E
C
B
E
B
B
E
Q1104
MMBT3904(NXP)
C
HEAD_PHONE
HP_DET
E
Q1103
MMBT3904(NXP)
C
HEAD_PHONE
R1155 1K
HEAD_PHONE
+3.3V_Normal
10K
R1130
HEAD_PHONE
+12V/+15V
HEAD_PHONE
JK1101
KJA-PH-0-0177
5GND
4L
3DETECT
1R
HEAD_PHONE
Q1105
MMBT3906(NXP)
C
B
HEAD_PHONE
E
R1129
3.3K
+3.5V_ST
C
Q1106
MMBT3904(NXP)
E
HEAD_PHONE
B
SPDIF OPTIC JACK
SPDIF-JACK-SOLTEAM
GND
VCC
VINPUT
HEAD_PHONE
R1180 10K
SIDE_HP_MUTE
5.15 Mstar Circuit Application
JK1103-*1
JST1223-001
Fiber Optic
2
3
4
SPDIF_OUT
FIX_POLE
+3.3V_Normal
C1131
0.1uF 16V
C1121 100pF 50V
SPDIF-JACK-FOXCOMN
JK1103
2F01TC1-CLM97-4F
GND
1
VCC
2
Fiber Optic
VIN
3
4
SHIELD
PC/AUDIO
JK1102
PEJ027-04
3
6A
7A
4
5
7B
6B
E_SPRING
T_TERMINAL1
B_TERMINAL1
R_SPRING
T_SPRING
B_TERMINAL2
T_TERMINAL2
C1107
100pF
50V
C1108 100pF 50V
R1102 470K
R1103 470K
R1107 15K
R1108 15K
10K
R1111
10K
R1110
PC_R_IN
PC_L_IN
EU_OPT
IC1161
AZ4580MTR-E1
OUT1
1
IN1-
2
IN1+
3
VEE
4
VCC
8
OUT2
7
IN2-
6
IN2+
5
DTV/MNT_L_OUT
SCART1_Lout
EU_OPT
C1160 10uF 16V
EU_OPT
330pF C1161
EU_OPT
R1239
2.2K
R1240
EU_OPT
220K
EU_OPT
R1241 33K
EU_OPT
C1162 33pF
EU_OPT
R1242
5.6K
EU_OPT R1243 10K
CLOSE TO MSTAR
SC1/COMP1_DET
OPT
R1171 12K
R1172 12K
EU_OPT
C1155
4700pF
EU_OPT C1156
4700pF
+3.3V_Normal
VCC
OUT
SC1_R+/COMP1_Pr+
SC1_G+/COMP1_Y+
SC1_B+/COMP1_Pb+
Full Scart/ Comp1
SYNC_IN
RGB_IO
R_OUT
D2B_OUT
G_OUT
D2B_IN
ID
B_OUT
AUDIO_L_IN
AUDIO_R_IN
ESD_SCART_ZENER_ROHM
ZD1160
ZD1161
ESD_SCART_ZENER_ROHM
EU_OPT
EU_OPT
PSC008-01
JK1160
AV_DET
22
COM_GND
21
20
SYNC_OUT
19
SYNC_GND2
18
SYNC_GND1
17
16
15
RGB_GND
14
R_GND
13
12
11
10
G_GND
9
8
7
6
B_GND
5
AUDIO_GND
4
AUDIO_L_OUT
3
2
AUDIO_R_OUT
1
VA1160 20V 10pF
470K
VA1161 20V 10pF
VA1162 20V 10pF
VA1163 20V 10pF
R1159 470K
R1160
EU_OPT
R1161 75
R1162 75
R1163 75
R1164
75
C1143 47pF 50V
L1160
120-ohm
L1161
120-ohm
L1162
120-ohm
L1163
120-ohm
+3.3V_Normal
R1166
R1168
10K
1K
C1144
0.1uF 16V
OPT
EU_OPT
R1167 0
SC1_SOG_IN
C1148 330pF 50V
C1149
330pF
50V
C1150 1000pF
50V
C1151 1000pF 50V
SC1_CVBS_IN
C1152 47pF 50V
OPT
C1153 47pF 50V
OPT
C1154 47pF 50V
R1170 10K
R1169 10K
OPT
EU_OPT
R1165 75
C1145 47pF 50V OPT
C1146 47pF 50V
OPT
OPT
C1147 47pF 50V
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EU_OPT
USB2_DIODES
C1164
0.1uF 50V
EU_OPT
R1251
C1166 330pF
2.2K
EU_OPT
EU_OPT
R1247
10K
EU_OPT
R1248
5.6K
EU_OPT
C1165
EU_OPT
33pF
EU_OPT
R1250 220K
R1249
33K
EU_OPT
CLOSE TO MSTAR
EU_OPT
IC1160
MM1756DURE
6
PS
5
4
1
2
3
EU_OPT
R1173 75
EU_OPT
20V 10pF
EU_OPT
VA1164
IN
GND
BIAS
R1174 15K
EU_OPT
R1175 22
C1157
0.1uF
EU_OPT
C1158
4.7uF
EU_OPT
EU_OPT
R1176
3.9K
SC1_FB
C1167
10uF
16V
C1159
DTV/MNT_R_OUT
SCART1_Rout
0.1uF
EU_OPT
DTV/MNT_VOUT
[SCART AUDIO MUTE]
SC1_ID
DTV/MNT_L_OUT
DTV/MNT_R_OUT
EU_OPT
Q1107
MMBT3904(NXP)
EU_OPT
Q1108
MMBT3904(NXP)
EU_OPT
R1244 2K
EU_OPT
R1245 2K
USB2_NORMAL
3AU04S-305-ZC-(LG)
EU_OPT
MMBT3906(NXP) Q1109
3
2
USB2_NORMAL
JK1106
1234
USB DOWN STREAM
5
1
EU_OPT
R1246 10K
EU_OPT C1163
0.1uF
USB2_NORMAL
R1190 2K 1/8W 5%
+3.5V_ST
USB1_DIODES
+5V_USB
SC1/COMP1_L_IN
SC1/COMP1_R_IN
DTV/MNT_L_OUT
DTV/MNT_R_OUT
USB1_NORMAL
JK1105
1234
USB DOWN STREAM
3AU04S-305-ZC-(LG)
5
USB1_NORMAL
C1117 22uF 10V
R1191 2K 1/8W 5%
SIDE_USB1_DM
SIDE_USB1_DP
USB2_NORMAL
L1140
UBW2012-121F
120OHM
USB2_NORMAL
C1140 22uF 16V
SCART1_MUTE
DSUB_G+
DSUB_R+
OUT_2
OUT_1
NC
FLG
USB2_NORMAL
EAN61849601
IC1107
AP2191DSG
8
7
6
5
USB2_NORMAL
R1192 47
DSUB_VSYNC
DSUB_HSYNC
DSUB_B+
$0.077
1
2
3
4
R1137
R1135 75
75
GND
IN_1
IN_2
EN
USB2_NORMAL
USB2_NORMAL
SIDE_USB2_DM
SIDE_USB2_DP
R1152 22
R1150 22
R1193 10K
R1133 75
C1141 10uF 10V
D1111 20V 10pF
D1112 20V 10pF
BLM18PG121SN1D
USB2_NORMAL
C1142
0.1uF
USB2_OCD
R1154 22
USB2_NORMAL
L1150
D1109 20V 10pF
+5V_Normal
USB2_CTL
R1139
2.2K
C1127
D1110 20V 10pF
18pF
50V
SPG09-DB-010
JK1104
C1128 18pF
LP63xH-ZA
INTERFACE
+5V_Normal
D1115
MMBD6100
A2
C
A1
R1140
2.2K
50V
D1113 20V 10pF
RED2GREEN3BLUE4GND_15DDC_GND
RED_GND7GREEN_GND8BLUE_GND9NC10SYNC_GND
GND_212DDC_DATA13H_SYNC14V_SYNC15DDC_CLOCK
11
6
1
C1129
16V
0.1uF
R1158
RGB_DDC_SCL
RGB_DDC_SDA
+3.3V_Normal
R1146 10K
1K
R1147
100
SHILED
16
DSUB_DET
2012.11.05 11
Page 29
NAND FLASH MEMORY
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
/PF_WP
NAND_FLASH_1G_HYNIX
H27U1G8F2BTR-BC
NC_1
1
NC_2
2
NC_3
3
NC_4
4
NC_5
5
NC_6
6
R/B
7
RE
8
CE
9
NC_7
10
NC_8
11
VCC_1
12
VSS_1
13
NC_9
14
NC_10
15
CLE
16
ALE
17
WE
18
WP
19
NC_11
20
NC_12
21
NC_13
22
NC_14
23
NC_15
24
NAND_FLASH_1G_HYNIX_NEW
EAN35669103
H27U1G8F2CTR-BC
NC_1
1
NC_2
2
NC_3
3
NC_4
4
NC_5
5
NC_6
6
R/B
7
RE
8
CE
9
NC_7
10
NC_8
11
VCC_1
12
VSS_1
13
NC_9
14
NC_10
15
CLE
16
ALE
17
WE
18
WP
19
NC_11
20
NC_12
21
NC_13
22
NC_14
23
NC_15
24
R102
3.3K
EAN35669102
IC102-*1
IC102-*5
/F_RB
/PF_OE
/PF_CE0
IC102
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
RB
R
E
NC_7
NC_8
VSS_1
NC_9
NC_10
CL
AL
W
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NAND01GW3B2CN6E
1
NAND_FLASH_1G_NUMONYX
EAN60762401
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
RY/BY
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
RY/BY
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VDD_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NAND_FLASH_1G_TOSHIBA
EAN61508001
IC102-*3
TC58NVG0S3ETA0BBBH
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NAND_FLASH_2G_TOSHIBA
EAN60991001
IC102-*7
TC58NVG1S3ETA00
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
+3.3V_Normal
CAP_10uF_X7R
C102
10uF
C103
0.1uF
22
AR101
10V
AR102
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
CAP_10uF_X5R
C102-*1 10uF
NC_29
NC_28
NC_27
NC_26
I/O8
I/O7
I/O6
I/O5
NC_25
NC_24
NC_23
VCC_2
VSS_2
NC_22
NC_21
NC_20
I/O4
I/O3
I/O2
I/O1
NC_19
NC_18
NC_17
NC_16
NC_29
NC_28
NC_27
NC_26
I/O8
I/O7
I/O6
I/O5
NC_25
NC_24
NC_23
VCC_2
VSS_2
NC_22
NC_21
NC_20
I/O4
I/O3
I/O2
I/O1
NC_19
NC_18
NC_17
NC_16
PCM_A[7]
PCM_A[6]
PCM_A[5]
PCM_A[4]
PCM_A[3]
PCM_A[2]
PCM_A[1]
PCM_A[0]
22
10V
85C
VCC_1
VSS_1
NC_10
NC_11
NC_12
NC_13
NC_14
NC_15
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
NC_9
CLE
ALE
WE
WP
PCM_A[0-7]
NAND_FLASH_2G_HYNIX
EAN60708701
IC102-*4
HY27UF082G2B-TPCB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
DIMMING
PWM_DIM
EEPROM
AT24C256C-SSHL-T
GND
Boot from SPI CS1N(EXT_FLASH) 1’b0 Boot from SPI_CS0N(INT_FLASH) 1’b1
(I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0)
MIPS_SPE_NO_EJ : 4’b0100 Boot from MIPS with SPI flash
MIPS_SPI_EJ_1 : 4’b0101 Boot from MIPS with SPI flash MIPS_SPI_EJ_2 : 4’b0110 Boot from MIPS with SPI flash
MIPS_WOS : 4’b1001 Secure MIPS without scramble
AUD_MASTER_CLK
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
R157
CHANGE
<CHIP Config1)>
<CHIP Config>
B51_no_EJ : 4’b0000 Boot from 8051 with SPI flash SB51_WOS : 4’b0001 Secure B51 without scramble
SB51_WS : 4’b0010 Secure B51 with scramble
MIPS_WS : 4’b1010 Scerur MIPS with SCRAMBLE
R148 56
S7LR2_UO4_Divx/MS10
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
0
R115
R125
1K
OPT
OPT
R116
R126
1K
IC101-*2
LGE2111A-T8
PWM2
1K
OPT
1K
+3.3V_Normal
R165
R117
1K
OPT
R118
1K
LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N
LVB0P LVB0N LVB1P LVB1N LVB2P LVB2N LVB3P LVB3N LVB4P LVB4N
LVACKP
LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
1K
R124
1K
S7LR2_UO4_Divx/MS10/RM/AVS
AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23
V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24
AE24 AD24 Y23 W24
T25 U23 T24 T23
AUD_SCK AUD_MASTER_CLK_0 PWM1 PWM0 PWM2
LGE2111A-VD
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
IC101-*3
LVACKP
LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N
LVB0P
LVB0N
LVB1P
LVB1N
LVB2P
LVB2N
LVB3P
LVB3N
LVB4P
LVB4N
for SYSTEM/HDCP EEPROM&URSA3
AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23
V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24
AE24 AD24 Y23 W24
T25 U23 T24 T23
I2C
+5V_Normal
1K
R140
PCM_D[0-7]
PCM_A[0-14]
R132 10K
R133 10K
/PCM_WAIT
PCM_5V_CTL
MST_NEC_TX MST_NEC_RX
MODEL_OPT_6 MODEL_OPT_7
RGB_DDC_SDA RGB_DDC_SCL
EXT_SPK_DET
+3.3V_Normal
1K
R141
/PCM_REG
/PCM_OE
/PCM_WE
/PCM_IORD
/PCM_IOWR
/PCM_CE
/PCM_IRQA
/PCM_CD
PCM_RST
USB1_OCD
USB1_CTL
MST_TX MST_RX
I2C_SCL I2C_SDA
USB2_OCD USB2_CTL EXT_VOL+
EXT_VOL-
PWM0 PWM1 PWM2
SCART1_MUTE(GP4)
R144
PCM_D[0] PCM_D[1] PCM_D[2] PCM_D[3] PCM_D[4]
PCM_D[5] PCM_D[6]
PCM_D[7]
PCM_A[0] PCM_A[1] PCM_A[2] PCM_A[3] PCM_A[4] PCM_A[5] PCM_A[6] PCM_A[7] PCM_A[8] PCM_A[9] PCM_A[10] PCM_A[11] PCM_A[12] PCM_A[13] PCM_A[14]
C109
R119
GPIO199 --> 1K pull-down
+3.5V_ST
2.2K
R145
2.2K
0.1uF
1K
0R180 0R181
EEPROM_SDA EEPROM_SCL
AMP_SDA AMP_SCL
W21
PCMDATA[0]/GPIO126
AA18
PCMDATA[1]/GPIO127
AB22
PCMDATA[2]/GPIO128
AE20
PCMDATA[3]/GPIO120
AA15
PCMDATA[4]/GPIO119
AE21
PCMDATA[5]/GPIO118
AB21
PCMDATA[6]/GPIO117
Y15
PCMDATA[7]/GPIO116
W20
PCMADR[0]/GPIO125
V20
PCMADR[1]/GPIO124
W22
PCMADR[2]/GPIO122
AB18
PCMADR[3]/GPIO121
AA20
PCMADR[4]/GPIO99
AA21
PCMADR[5]/GPIO101
Y19
PCMADR[6]/GPIO102
AB17
PCMADR[7]/GPIO103
Y16
PCMADR[8]/GPIO108
AB19
PCMADR[9]/GPIO110
AB20
PCMADR[10]/GPIO114
AA16
PCMADR[11]/GPIO112
AA19
PCMADR[12]/GPIO104
AC21
PCMADR[13]/GPIO107
AA17
PCMADR[14]/GPIO106
Y20
PCMREG_N/GPIO123
AB15
PCMOE_N/GPIO113
AA22
PCMWE_N/GPIO197
AD22
PCMIORD_N/GPIO111
AD20
PCMIOWR_N/GPIO109
AD21
PCMCE_N/GPIO115
AC20
PCMIRQA_N/GPIO105
Y18
PCMCD_N/GPIO130
Y21
PCMWAIT_N/GPIO100
Y22
PCM_RESET/GPIO129
U21
PCM2_CE_N/GPIO131
V21
PCM2_IRQA_N/GPIO132
R20
PCM2_CD_N/GPIO135
T20
PCM2_WAIT_N/GPIO133
U22
PCM2_RESET/GPIO134
D4
UART1_TX/GPIO43
E4
UART1_RX/GPIO44
N25
UART2_TX/GPIO65
N24
UART2_RX/GPIO64
B8
UART3_TX/GPIO47
A8
UART3_RX/GPIO48
P23
I2C_SCKM2/DDCR_CK/GPIO72
P24
I2C_SDAM2/DDCR_DA/GPIO71
D2
DDCA_DA/UART0_TX
D1
DDCA_CK/UART0_RX
P21
PWM0/GPIO66
N23
PWM1/GPIO67
P22
PWM2/GPIO68
R21
PWM3/GPIO69
P20
PWM4/GPIO70
F6
PWM_PM/GPIO199
H6
SAR0/GPIO31
G5
SAR1/GPIO32
G4
SAR2/GPIO33
J5
SAR3/GPIO34
J4
SAR4/GPIO35
R23
VSYNC_LIKE/GPIO145
R24
SPI1_CK/GPIO201
R25 T21 T22
SPI1_DI/GPIO202 SPI2_CK/GPIO203 SPI2_DI/GPIO204
5V_DET_HDMI_1 5V_DET_HDMI_2 5V_DET_HDMI_4
OPT OPT
SC1/COMP1_DET
TUNER_RESET MODEL_OPT_0
MODEL_OPT_1
MODEL_OPT_2
DEMOD_RESET
R175 10K
+3.5V_ST
R177 10K
PM_MODEL_OPT_0
PM_MODEL_OPT_1
+3.5V_ST
IC104
A0
1
A1
2
A2
3
4
256K
A0’h
$0.16
VCC
8
WP
7
SCL
6
SDA
5
OPT C105
0.1uF
EEPROM_SCL
EEPROM_SDA
IC104-*1
AT24C1024BN-SH-T
NC
1
A1
2
1M
A2
3
GND
4
$0.44
VCC
8
WP
7
SCL
6
SDA
5
PM MODEL OPTION
TACK_KEY(GP4)
LGE2112-T8
S7LR_DIVX_MS10
DSUB_DET
HP_DET
OLP
FRC_RESET
IC101
NF_CE1Z/GPIO138
NF_WPZ/GPIO198
NF_CEZ/GPIO137 NF_CLE/GPIO136 NF_REZ/GPIO139
NF_WEZ/GPIO140
NF_ALE/GPIO141 NF_RBZ/GPIO142
PM_UART_TX/GPIO_PM[1]/GPIO7
PM_UART_RX/GPIO_PM[5]/GPIO11
PM_SPI_SCZ1/GPIO_PM[6]/GPIO12
PM_SPI_SCZ2/GPIO_PM[10]/GPIO16
GPIO_PM[0]/GPIO6
GPIO_PM[2]/GPIO8 GPIO_PM[3]/GPIO9
GPIO_PM[4]/GPIO10
GPIO_PM[7]/GPIO13 GPIO_PM[8]/GPIO14 GPIO_PM[9]/GPIO15
GPIO_PM[11]/GPIO17
PM_SPI_SCK/GPIO1
PM_SPI_CZ0/GPIO_PM[12]/GPIO0
PM_SPI_SDI/GPIO2
PM_SPI_SDO/GPIO3
TS0CLK/GPIO87
TS0VALID/GPIO85
TS0SYNC/GPIO86
TS0DATA_[0]/GPIO77 TS0DATA_[1]/GPIO78 TS0DATA_[2]/GPIO79 TS0DATA_[3]/GPIO80 TS0DATA_[4]/GPIO81 TS0DATA_[5]/GPIO82 TS0DATA_[6]/GPIO83 TS0DATA_[7]/GPIO84
TS1CLK/GPIO98
TS1VALID/GPI96
TS1SYNC/GPIO97
TS1DATA_[0]/GPIO88 TS1DATA_[1]/GPIO89 TS1DATA_[2]/GPIO90 TS1DATA_[3]/GPIO91 TS1DATA_[4]/GPIO92 TS1DATA_[5]/GPIO93 TS1DATA_[6]/GPIO94 TS1DATA_[7]/GPIO95
applied on only SMALL PCB
applied on only 60 PCB
GP4: DEMOD_RESET
AE18 AC17 AD18 AC18 AC19 AD17 AE17 AD19
H5 K6 K5 J6 K4 L6 C2 L5 M6 M5 C1 M4
A2 D3 B2 B1
for SERIAL FLASH
Y14 AA10 Y12
Y13 Y11 AA12 AB12 AA14 AB14 AA13 AB11
AC15 AD15 AC16
AD16 AE15 AE14 AC13 AC14 AD12 AD13 AD14
S7LR_DIVX_MS10
LGE2112-T8
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
CI_TS_DATA[0] CI_TS_DATA[1] CI_TS_DATA[2] CI_TS_DATA[3] CI_TS_DATA[4] CI_TS_DATA[5] CI_TS_DATA[6] CI_TS_DATA[7]
FE_TS_DATA[0] FE_TS_DATA[1] FE_TS_DATA[2] FE_TS_DATA[3] FE_TS_DATA[4] FE_TS_DATA[5] FE_TS_DATA[6] FE_TS_DATA[7]
IC101
SIDE_HP_MUTE(GP4) PANEL_CTL(GP4)
AMP_MUTE(GP4)
LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N
LVB0P LVB0N LVB1P LVB1N LVB2P LVB2N LVB3P LVB3N LVB4P LVB4N
LVACKP
LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
/PF_WP /PF_CE0 /PF_CE1 /PF_OE /PF_WE PF_ALE /F_RB
/FLASH_WP
PM_MODEL_OPT_0
SPI_SCK /SPI_CS SPI_SDI SPI_SDO
CI_TS_CLK CI_TS_VAL CI_TS_SYNC
CI_TS_DATA[0-7]
from CI SLOT
FE_TS_CLK FE_TS_VAL_ERR FE_TS_SYNC
FE_TS_DATA[0-7]
Internal demod out
S7LR_DIVX
LGE2111-TE
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23
V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24
AE24 AD24 Y23 W24
T25 U23 T24 T23
IC101-*1
RXA0+ RXA0­RXA1+ RXA1­RXA2+ RXA2­RXA3+ RXA3­RXA4+ RXA4-
RXB0+ RXB0­RXB1+ RXB1­RXB2+ RXB2­RXB3+ RXB3­RXB4+ RXB4-
RXACK+ RXACK­RXBCK+ RXBCK-
MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5
S2_RESET
LVACKP LVACKN LVBCKP LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
AB25
LVA0P
AB23
LVA0N
AC25
LVA1P
AB24
LVA1N
AD25
LVA2P
AC24
LVA2N
AE23
LVA3P
AC23
LVA3N
AC22
LVA4P
AD23
LVA4N
V23
LVB0P
U24
LVB0N
V25
LVB1P
V24
LVB1N
W25
LVB2P
W23
LVB2N
AA23
LVB3P
Y24
LVB3N
AA25
LVB4P
AA24
LVB4N
AE24 AD24 Y23 W24
T25 U23 T24 T23
+3.3V_Normal
R109
R107
3.9K
1K
C101
0.1uF
VDD_1
/PF_CE1
PF_ALE
/PF_WE
R106
1K
NAND_FLASH_1G_SS
EAN61857001
IC102-*2
K9F1G08U0D-SCB0
NC_1
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NAND_FLASH_2G_HYNIX_NEW
EAN60708702
IC102-*6
H27U2G8F2CTR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
FLASH/EEPROM/GPIO
2012.11.05 1
Page 30
CI Region
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
* Option name of this page : CI_SLOT (because of Hong Kong)
CI SLOT
+3.3V_Normal
/CI_CD1
CI_TS_DATA[4] CI_TS_DATA[5] CI_TS_DATA[6] CI_TS_DATA[7]
CI_IORD CI_IOWR
CI_MDI[0] CI_MDI[1] CI_MDI[2] CI_MDI[3]
CI_MDI[4] CI_MDI[5] CI_MDI[6] CI_MDI[7]
PCM_RST
/PCM_WAIT
CI_TS_CLK
CI_TS_VAL
CI_TS_SYNC
CI_TS_DATA[0] CI_TS_DATA[1] CI_TS_DATA[2] CI_TS_DATA[3]
CLOSE TO MSTAR
CI_MISTRT
CI_MIVAL_ERR
CI_MCLKI
L1901
BLM18PG121SN1D
REG
+3.3V_CI
C1902
0.1uF
C1914 12pF 50V
/CI_CD2
AR1901
R1902 R1901
R1926
AR1903
+5V_Normal
R1903 10K
C1903
0.1uF 16V
33
R1905
R1906 47 47
33R1925 33
33R1927
33
+5V_Normal
R1904 10K
CI DETECT
CI POWER ENABLE CONTROL
C1905
R1907
C1904
0.1uF 16V
10K
0.1uF
10K
100
/CI_CD2
/CI_CD1
PCM_5V_CTL
R1908 100
C1906 10uF 10V
+5V_Normal
+5V_CI_ON
R1910
C1907
0.1uF 16V
CI_DATA[0-7]
CI_DATA[0] CI_DATA[1] CI_DATA[2]
CI_DET
/PCM_CD
CI_DATA[0-7]
CI_DATA[0-7]
+5V_CI_ON
10K
R1921
CI_ADDR[10]
CI_ADDR[11]
CI_ADDR[9]
CI_ADDR[8] CI_ADDR[13] CI_ADDR[14]
CI_ADDR[12]
CI_ADDR[7]
CI_ADDR[6]
CI_ADDR[5]
CI_ADDR[4]
CI_ADDR[3]
CI_ADDR[2]
CI_ADDR[1]
CI_ADDR[0]
/PCM_CE
CI_OE
CI_WE
CI_ADDR[0-14]
/PCM_IRQA
CI HOST I/F
PCM_A[0]
CI_ADDR[7]
PCM_A[1]
CI_ADDR[6]
PCM_A[2]
CI_ADDR[5]
PCM_A[3]
CI_ADDR[4]
EAG41860102
P1901
CI_SLOT
10067972-000LF
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
0
OPT
52 53 54 55 56 57 58 59
65 66 67 68
CI_SLOT
IC1901
74LVC1G32GW
1B 5 VCC
2A
3GND
2
4Y
R1913 10K
3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 2660 2761 2862 2963 3064 31 32 33 34
69
G1G2
1
+3.3V_CI
R1914 22K
R1922
2.2K
C
Q1901
B
R1924 10K
MMBT3904(NXP)
E
C1911
4.7uF 16V
+3.3V_CI
Q1902
AO3407A
S
R1919
R1917 10K
G
R1920
0.1uF
R1918 47
C1909
D
CI_DATA[3] CI_DATA[4] CI_DATA[5] CI_DATA[6] CI_DATA[7]
47
100
L1902
BLM18PG121SN1D
C1910
0.1uF 16V
CI_DET
CI TS INPUT
CI_MIVAL_ERR
CI_DATA[0-7]
CI_MDI[7] CI_MDI[6] CI_MDI[5]
CI_MDI[4]
CI_MDI[3] CI_MDI[2] CI_MDI[1] CI_MDI[0]
CI_MISTRT
CI_MCLKI
CI_DATA[0-7]
CI_ADDR[8]
CI_ADDR[9] CI_ADDR[10] CI_ADDR[11]
CI_ADDR[12] CI_ADDR[13] CI_ADDR[14]
CI_OE
CI_WE
CI_IORD
CI_IOWR
CI_DATA[0] CI_DATA[1] CI_DATA[2] CI_DATA[3]
CI_DATA[4]
CI_DATA[6] CI_DATA[7]
REG
AR1905
33
AR1906
33
AR1904
33
IC1902
1OE
1
2
3
4
5
6
7
8
9
10
TOSHIBA
0ITO742440D
AR1907
33
AR1908
33
AR1912
33
AR1913
33
AR1909
33
TC74LCX244FT
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
GND
FE_TS_DATA[7] FE_TS_DATA[6] FE_TS_DATA[5] FE_TS_DATA[4]
FE_TS_DATA[3] FE_TS_DATA[2] FE_TS_DATA[1] FE_TS_DATA[0]
FE_TS_SYNC FE_TS_VAL_ERR
FE_TS_CLK
+3.3V_CI
VCC
20
2OE
19
1Y1
18
2A4
17
1Y2
16
2A3
15
1Y3
14
2A2
13
1Y4
12
2A1
11
PCM_D[0] PCM_D[1] PCM_D[2] PCM_D[3]
PCM_D[4] PCM_D[5]CI_DATA[5] PCM_D[6] PCM_D[7]
PCM_A[8] PCM_A[9]
/PCM_WE /PCM_IORD /PCM_IOWR
C1913
0.1uF 16V
PCM_A[10] PCM_A[11]
PCM_A[12] PCM_A[13] PCM_A[14] /PCM_REG
/PCM_OE
FE_TS_DATA[0-7]
CI_ADDR[0]
PCM_A[7]
CI_ADDR[1]
PCM_A[6]
CI_ADDR[2]
PCM_A[5]
CI_ADDR[3]
PCM_A[4]
PCM_D[0-7]
PCM_D[0-7]
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
PCMCI
2012.11.05 19
Page 31
MICOM MODEL OPTION
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
NON_CLOCK
CLOCK
MODEL OPTION
PIN NAME
MODEL1_OPT_0
MODEL1_OPT_2
CLOCK_DET
+3.5V_ST
10K
R302
10K
R303
PIN NO. LOW
10K
CLOCK
R377
HIGH
80
OPT OPT
79MODEL1_OPT_1
OPT
78
NON_CLOCK
69 CLOCK OPT
CLOCK_DET
MODEL1_OPT_2
OPT
CLOCK
CEC_REMOTE_NEC
CEC_ON/OFF
LED_R/BUZZ
UART_SW2
POWER_ON/OFF_1
UART_SW1
UART_DBG_SW
PANEL_CTL
SOC_RESET
POWER_DET
NEC_IR
RL_ON
DBG_SW INV_CTL
Can’t use GPIO - P62, P63
P31/TI03/TO03/INTP4
P77/EX23/KR7/INTP11 P76/EX22/KR6/INTP10
P75/EX21/KR5/INTP9 P74/EX20/KR4/INTP8
P30/INTP3/RTC1HZ
+3.5V_ST
L301
BLM18PG600SN1D
P60/SCL0
P61/SDA0
P64/RD P65/WR0 P66/WR1
P67/ASTB
P73/EX19/KR3 P72/EX18/KR2 P71/EX17/KR1 P70/EX16/KR0
P06/WAIT
P05/CLKOUT
P80/EX0 P81/EX1 P82/EX2 P83/EX3 P84/EX4 P85/EX5 P86/EX6 P87/EX7
EVDD1
X300
10MHz
0.1uF
16V
C304
EVDD0
100
1 2
P62
3
P63
4 5 6 7 8 9 10 11
UPD78F1164GF(S)
12 13 14 15 16 17 18 19
EVSS1
20 21 22 23 24 25 26 27 28 29 30
31
Closed to Crystal
13pF
C305
13pF
C307
1M
R345
FLMD0
R348 100K
0.1uF
16V
C306
P123/XT1
FLMD094P122/X2/EXCLK
P121/X1
REGC97VSS98EVSS099VDD
92
93
95
96
IC301
NEC_MICOM
33
39
40
+3.5V_ST
MICOM_RESET
22R349
TOOL0
P41/TOOL1
P40/TOOL0
RESET91P124/XT2
88
89
90
41
42
43
R352 47K
JTP-1127WEM
C308
2.2uF
43
10V
TOOL1
P43/SCK01
P42/TI04/TO04
P44/SI01
87
85
86
44
45
46
SW300
12
P120/INTP0/EXLVI
P47/INTP2
P46/INTP1/TI05/TO05
P45/SO01
81
82
83
84
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
47
48
50
P140/PCLBUZ0/INTP6 P141/PCLBUZ1/INTP7 P142/SCK20/SCL20 P143/SI20/RXD2/SDA20 P144/SO20/TXD2 P145/TI07/TO07 P00/TI00 P01/TO00 P02/SO10/TXD1 P03/SI10/RXD1/SDA10 P04/SCK10/SCL10 P131/TI06/TO06 P130 P20/ANI0 P21/ANI1 P22/ANI2 P23/ANI3 P24/ANI4 P25/ANI5 P26/ANI6 P27/ANI7 P150/ANI8 P151/ANI9 P152/ANI10 P153/ANI11 P154/ANI12 P155/ANI13 P156/ANI14 P157/ANI15 AVSS
MODEL1_OPT_2 NEC_DBG_RX NEC_DBG_TX
SUB_AMP_MUTE
NEC_EEPROM_SDA NEC_EEPROM_SCL
CLOCK_DET AMP_MUTE
REAR COMPONENT PHONE JACK
COMPONENT
JK385
PEJ029-02
G_SPRING
8
E_SPRING
3
R_SPRING
4
T_SPRING
5
B_TERMINAL
7
T_TERMINAL
6
ZD385
ZD386
ZD387
ZD388
ZD389
ZD390
+3.3V_Normal
COMPONENT
R385 10K
VA385
5.6V
OPT
R386 1K
COMPONENT
R387 75
COMPONENT
R388 75
COMPONENT
R389 75
COMPONENT
REAR_COMP_Pr+
REAR_COMP_Pb+
REAR_COMP_Y+
REAR_COMP_DET
P50/EX832P51/EX9
P52/EX1034P53/EX1135P54/EX1236P55/EX1337P56/EX1438P57/EX15
P17/EX31/TI02/TO02
P16/EX30/TI01/TO01/INTP5
AMP_RESET
SCART1_MUTE
SIDE_HP_MUTE
AVREF1
P13/EX27/TXD3
P14/EX28/RXD3
P10/EX24/SCK00
P11/EX25/SI00/RXD0
P12/EX26/SO00/TXD0
P15/EX29/RTCDIV/RTCCL
NEC_TX
NEC_RX
EEPROM_SW
MST_NEC_TX
MST_NEC_RX
AVREF0
P110/ANO049P111/ANO1
22R357
10K
IR_OUT_CTRL
R358
KEY1 KEY2
MICOM_RESET
TOOL0
TOOL1
FLMD0
R383
4.7K
+3.5V_ST
R384
4.7K
P300
12507WS-06L
1
2
3
4
5
6
7
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
SUB MICOM
2012.11.05 3
Page 32
FROM LIPS & POWER B/D
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
+3.5V_ST
MMBT3906(NXP)
Q402
3
1
R498
2
R406
4.7K
C
Q401 MMBT3904(NXP)
E
5V
OPT
0.1uF 16V
0.1uF 50V
0.1uF 16V
10K
L404
CB2012PK501T
L407
MLB-201209-0120P-N2
L402
MLB-201209-0120P-N2
RL_ON
+3.5V_ST
R461 10K OPT
R462 10K
+3.5V_ST
+12V/+15V
+24V
R401
B
10K
D401
CB2012PK501T
L408
C406
C418
C404
PWR ON
SMAW200-H18S1
3.5V
3.5V
GND
24V
GND
12V 12V
GND
+12V/+15V
L412
0.015uF
0.01uF
C409
0.015uF 50V
+3.3V_Normal
R419
1K
Q405
C
E
MMBT3904(NXP)
P401
DRV ON
1
2
PDIM#1
3
4
PDIM#2
5
6
GND
7
8
24V
10
9
GND
11
12
12V
13
14
N.C
15
16
GND
17
18
19
.
+3.5V_ST
R426 10K
R421
B
10K
100R408
T120
JP_GND1
JP_GND2
JP_GND3
INV_CTL
PWM_DIM
PWM1
JP_GND4
PANEL_CTL
+1.5V_DDR
+3.5V_ST
L420
BLM18PG121SN1D
C461
10uF
10V
+3.3V_Normal
R429 47K
B
AP7173-SPG-13 HF(DIODES)
R433
10K
C475
0.1uF
16V
R431 22K
C
Q406 MMBT3904(NXP)
E
IN
PG
VCC
EN
0.01uF
1
2
3
4
C436 50V
IC407
1.5A
9
THERMAL
R435
C438
0.1uF 16V
R439
33K
R440
5.6K C
Q407
B
MMBT3904(NXP)
E
22K
C443 10uF
New item
Q409
AO3407A
S
25V
G
Max 1000mA
[EP]
OUT
8
FB
7
SS
6
GND
5
C467 560pF 50V
1%
1/16W
4.7K
R457
4.3K 1/16W
1%
R2
R456
D
C451
0.1uF OPT
R1
PANEL_POWER
C455
R405
0.1uF
2.2K
16V
OPT
R405-*1
C472 22uF 10V
3K
PANEL_DISCHARGE_RES
+1.5V_DDR
PANEL_DISCHARGE_RES
R407
2.2K
OPT
R407-*1 3K
L414
BLM18PG121SN1D
C476
0.1uF 16V
PANEL_VCC
D403 5V
OPT
ST_3.5V--> 3.375V --> 3.46V
12V -->3.58V --> 3.82V (3.68V)
20V-->3.51V --> 3.76V (3.59V)
24V-->3.78V --> 3.92V (3.79V)
C411
0.1uF 16V
+24V
PD_+24V
8.2K1%R482
C412
PD_+24V
0.1uF 16V
PD_+24V
1.5K1%R403
+3.3V_Normal
+3.5V_ST
0.1uF
C435
16V
POWER_ON/OFF_1
+12V/+15V
2.7K
R448
1.21K1%R447
1%
PD_+12V
1/10W
R434
10K
PD_+12V
R443 10K
+3.5V_ST
R450
VCC
0
5%
PD_+3.5V
PWR_DET_ON_SEMI
APX803D29
3
GND
B
PWR_DET_ON_SEMI
VCC
PD_+24V
R404 100K
IC409
1
R438 22K
FET_AOS
R445 100
C
Q400 MMBT3904(NXP)
E
APX803D29
3
GND
RESET
2
R488 100K
IC408
1
C423
4.7uF 16V
FET_AOS
RESET
2
FET_AOS
AO3407A
FET_2.5V R445-*1
2.2K
+3.5V_ST
R402
100
100R480
PD_+24V
Power_DET
Q403
BLM18PG121SN1D
D
S
G
FET_2.5V
C423-*1
2.2uF 10V
C425
0.1uF 16V
R463 10K
OPT
L403
C474
0.1uF
FET_2.5V_DIODE
DMP2130L Q403-*1
S
G
POWER_DET
RESET
PWR_DET_ON_DIODES
RESET
PD_+24V_PWR_DET_DIODES
780 mA
+3.3V_Normal
D
IC408-*1
APX803D29
2
IC409-*1
APX803D29
2
C437 22uF 16V
FET_2.5V_AOS
AO3435 Q403-*2
S
G
VCC
3
1
GND
VCC
3
1
GND
D404 5V OPT
D
+5V_Normal & +5V_USB
CB2012PK501T
+12V/+15V
L401
R410
100K
CHANGE TO
16V/X5R
4.7uF 10V
C480 10uF 16V
C481
PGND
[EP]
C489
0.047uF 25V
VIN
V7V
EN
Vout=0.8*(1+R1/R2)
L406
3.6uH
R427
0
FB10LX11BST
12
13
14
IC401 TPS65281RGV
15
17
16
THERMAL
3
2
1
SS
ROSC
COMP
R411 C482 100pF 50V
OPT
2K
C483
3300pF
50V
SW_IN
RLIM
Vout=0.8*(1+R1/R2)=1.5319
+5V_Normal
R1
+2.5V/+1.8V
+3.3V_Normal
C432
0.1uF 16V
OPT
IN
IC402
TJ1118S-2.5
3
1
300 mA
+2.5V_Normal
OUT
2
GND
C403 10uF 10V
C440
0.1uF 16V
D402 5V OPT
8
7
6
5
SW_OUT
AGND
FAULT
EN_SW
C487 22uF 16V
R424
33K
1%
C486 330pF
R425
OPT
C484 10uF
27K
1%
10V 85C
50V
R422
11K 1%
CAP_10uF_X5R
CHANGE TO
10UF/10V/X5R
+5V_Normal
C484-*1
10uF 10V
CAP_10uF_X7R
R2
R423 10K
+3.3V_Normal
+5V_USB
R420
4.7K
OPT
C485
0.1uF 16V
OPT
USB1_OCD
USB1_CTL
C490 22uF 16V
9
4
R416 20K
S7LR core 1.2V volt
+3.5V_ST
+3.3V_Normal
L413
C431
C430
0.1uF
10uF
16V
10V
Vout=0.827*(1+R1/R2)=1.225V
VIN_1
VIN_2
GND_1
GND_2
R428
10K
EP[GND]
1
2
3
4
THERMAL
17
IC403
TPS54319TRE
5
6
AGND
VSENSE
4A
COMP
C447
0.1uF 16V
7
BOOT14PWRGD15EN16VIN_3
13
12
11
10
9
8
1/16W 330K 5%
RT/CLK
R436 15K
$ 0.165
0.1uF
PH_3
PH_2
PH_1
SS/TR
C441
R442 27K 1/16W 1%
R441 56K 1/16W 1%
+1.10V_VDDC
C444
0.1uF 16V
50V 100pF C439
D405 5V OPT
OLP
only for small(ready)
Not used :
16V
L415
3.6uH
R432
C488
3300pF
3300pF
NR8040T3R6N
C448
50V
C456
C453
22uF
22uF
10V
10V
R1
R2
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
POWER_LARGE
2012.11.05 4
Page 33
+24V
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
C501
0.1uF 50V
L501
UBW2012-121F
+24V_AMP
AMP_MUTE
C502
0.1uF 50V
R500 10K
R501
POWER_DET
L500
C510 330pF 50V
C511 330pF 50V
R509
R510
43
43
C512 1uF 50V
10uH
L502 10uH
L503 10uH
L504 10uH
C513
0.1uF 50V
C514 10uF 35V 3216
C515
0.22uF 50V
C516
0.22uF 50V
C517
0.22uF 50V
C518
0.22uF 50V
C519
0.22uF 50V
C520
0.22uF 50V
L505
CIS21J121
C521 1000pF 50V
C522 1000pF 50V
C523 1000pF 50V
C524 1000pF 50V
+24V_AMP
SPK_L+
SPK_L-
SPK_R+
SPK_R-
SPEAKER_L
SPEAKER_R
SPK_L+
SPK_L-
SPK_R+
SPK_R-
WAFER-ANGLE
4
3
2
1
P501
+3.3V_Normal
VDDDIG1 GNDDIG1
EAPD/FFX4A
TWARNEXT/FFX4B
VREGFILT
AGNDPLL
NC_13 NC_14 NC_15
FFX3A FFX3B
MCLK
0R505
0R506
C503
0.1uF 16V
C504
2.2uF 10V
+3.5V_ST
R502
10K
10K
C
B
E
Q500 MMBT3904(NXP)
OPT
R503
0
R504
100
AUD_MASTER_CLK
AUD_LRCK
AUD_LRCH
AMP_RESET
AMP_SDA
C500 1000pF
AMP_SCL
50V
AUD_SCK
25 26 27 28 29 30 31 32 33 34 35 36
NC_10
NC_11
NC_12
21
22
23
24
IC500
STA380BWF
40
39
38
37
SDI
RESET
LRCKI
BICKI
NC_9
41
PWDN
NC_8
20
42
INTLINE
NC_7
19
43
SDA
13
14
15
16
17
18
12GND_REG 11VDD_REG 10 OUT1A
9 GND1 8 VCC1 7 OUT1B 6 OUT2A 5 VCC2 4 GND2 3 OUT2B
49
THERMAL
2 VSS_REG 1VCC_REG
48
47
46
45
44
SA
SCL
[EP]
VDDDIG2
GNDDIG2
+3.3V_Normal
TESTMODE
C505
0.1uF 16V
C506
0.1uF 16V
C507
0.1uF 16V
C508
0.1uF 50V
R507
R508
43
43
C509 1uF 50V
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
AUDIO AMP
2012.11.05 5
Page 34
CONTROL
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
IR & LED
+3.5V_ST
IR_OUT_RS232C
IR_OUT_HDMI1
R600
R620
KEY1
KEY2
30K
C
Q600
B
2SC3052
E
R622
10K
10K
1%
1%
L601
BLM18PG121SN1D
2SC3052
Q603
R607
4.7K
2SC3052
+3.5V_ST
C
E
Q604
R609
B
4.7K
+3.5V_ST
C
E
+3.5V_ST
B
BLM18PG121SN1D
NEC_IR
R616
C608
C602
0.1uF
0.1uF 16V
R629
C603 1000pF
16V
50V
C606
100pF
LED_R/BUZZ
ZD600
50V
5.48VTO5.76V
1.8K
L602
C609
0.1uF 16V
+3.5V_ST
10K
R617
10K
+3.5V_ST
C
E
R623 47K
L600
BLM18PG121SN1D
R624
47K
B
Q608
2SC3052
P600
12507WR-08L
1
2
3
4
5
6
7
8
9
IR_OUT_HDMI2
IR_OUT_CTRL
IR_OUT_SIDE_HDMI
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R601
R602
R610
4.7K
C
Q605
2SC3052
Q606
2SC3052
R611
4.7K
E
+3.5V_ST
C
E
30K
30K
C
Q601
B
2SC3052
E
C
Q602
B
2SC3052
E
R618
R619
10K
10K
B
B
EMEA INTERACTIVE
LP63xH-ZA
IR/CONTROL
2012.11.05 6
Page 35
[51Pin LVDS Connector]
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
(For FHD 60/120Hz)
P703
FI-RE51S-HF-J-R1500
FHD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
R706
NON_AUO/NON_HD
R707
NON_AUO/NON_HD
R708
NON_AUO/NON_HD
TXA0N
TXA0P
TXA1N
TXA1P
TXA2N
TXA2P
TXACLKN
TXACLKP
TXA3N
TXA3P
TXA4N
TXA4P
0
TXB0N
TXB0P
TXB1N
TXB1P
TXB2N
TXB2P
TXBCLKN
TXBCLKP
TXB3N
TXB3P
TXB4N
TXB4P
0
0
PANEL_VCC
L702
120-ohm
FHD
C710
0.1uF 16V FHD
LVDS_SEL
+3.3V_Normal
R705
3.3K
R710 10K
OPT
OPT
SCANNING_EN
+3.3V_Normal
OPT R711
3.3K OPC&SCANNING_CTRL
FOR FHD REVERSE(10bit) Change in S7LR
MIRROR
RXA4+
RXA4-
RXA3+
RXA3-
RXACK+
RXACK-
RXA2+
RXA2-
RXA1+
RXA1-
RXA0+
RXA0-
RXB4+
RXB4-
RXB3+
RXB3-
RXBCK+
RXBCK-
RXB2+
RXB2-
RXB1+
RXB1-
RXB0+
RXB0-
RXA0+
RXA0-
RXA1+
RXA1-
RXA2+
RXA2-
RXACK+
RXACK-
RXA3+
RXA3-
RXA4+
RXA4-
RXB0+
RXB0-
RXB1+
RXB1-
RXB2+
RXB2-
RXBCK+
RXBCK-
RXB3+
RXB3-
RXB4+
RXB4-
FOR FHD REVERSE(8bit) Change in S7LR
RXA4+
RXA4-
RXA3+
RXA3-
RXACK+
RXACK-
RXA2+
RXA2-
RXA1+
RXA1-
RXA0+
RXA0-
RXB4+
RXB4-
RXB3+
RXBCK+
RXBCK-
RXB2+
RXB2-
RXB1+
RXB1-
RXB0+
RXB0-
MIRROR
RXA4+
RXA4-
RXA0+
RXA0-
RXA1+
RXA1-
RXA2+
RXA2-
RXACK+
RXACK-
RXA3+
RXA3-
RXB4+
RXB4-
RXB0+
RXB0-RXB3-
RXB1+
RXB1-
RXB2+
RXB2-
RXBCK+
RXBCK-
RXB3+
RXB3-
Pol-change
Pol-change
RXA0-
RXA0+
RXA1-
RXA1+
RXA2-
RXA2+
RXACK-
RXACK+
RXA3-
RXA3+
RXA4-
RXA4+
RXB0-
RXB0+
RXB1-
RXB1+
RXB2-
RXB2+
RXBCK-
RXBCK+
RXB3-
RXB3+
RXB4-
RXB4+
RXA4-
RXA4+
RXA0-
RXA0+
RXA1-
RXA1+
RXA2-
RXA2+
RXACK-
RXACK+
RXA3-
RXA3+
RXB4-
RXB4+
RXB0-
RXB0+
RXB1-
RXB1+
RXB2-
RXB2+
RXBCK-
RXBCK+
RXB3-
RXB3+
Shift
RXA0-
RXA0+
RXA1-
RXA1+
RXA2-
RXA2+
RXACK-
RXACK+
RXA3-
RXA3+
RXA4-
RXA4+
RXB0-
RXB0+
RXB1-
RXB1+
RXB2-
RXB2+
RXBCK-
RXBCK+
RXB3-
RXB3+
RXB4-
RXB4+
[41Pin LVDS Connector]
(For URSA5_M120)
M120
P705
FI-RE41S-HF-J-R1500
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
TXC0N
TXC0P
TXC1N
TXC1P
TXC2N
TXC2P
TXCCLKN
TXCCLKP
TXC3N
TXC3P
TXC4N
TXC4P
TXD0N
TXD0P
TXD1N
TXD1P
TXD2N
TXD2P
TXDCLKN
TXDCLKP
TXD3N
TXD3P
TXD4N
TXD4P
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
LVDS WAFER
2012.11.05 7
Page 36
HDMI_1
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
HDMI_1
HDMI_1
SHIELD
20
19
18
17
16
15
14
13
12
11 10
EAG59023302
JK802
5V_HDMI_1
+5V_Normal
A2
A1
MMBD6100
R884
2.7K
R885
2.7K
C
R888
2.7K
+5V_Normal
A1
C
R889
2.7K
+5V_Normal
A1
C
D821
A2
MMBD6100 D822
A2
MMBD6100 D824
DDC_SDA_1
DDC_SCL_1
DDC_SDA_2
DDC_SCL_2
5V_HDMI_1
R801
Q801EB
VA806
ESD_HDMI
1K
C
VA807
5V_HDMI_1
R802
VA804
1.8K
5V_DET_HDMI_1
ESD_HDMI_VARISTOR
R805
3.3K
VA805
ESD_HDMI
MMBT3904(NXP)
CK+
D0-
9
D0_GND
8
D0+
7
D1-
6
D1_GND
5
D1+
4
D2-
3
D2_GND
2
D2+
1
VA801
ESD_HDMI_VARISTOR
VA801-*1 1uF 10V
ESD_HDMI_CAP
VA804-*1 1uF 10V
ESD_HDMI_CAP
ESD_HDMI_SEMTECH
ESD_HDMI_SEMTECH
ESD_HDMI
D804
RCLAMP0524PA
1 2 3 4 5
D805
RCLAMP0524PA
1 2 3 4 5
5V_HDMI_1
R811
10K
NON_HDMI1_ARC
10 9 8 7 6
10 9 8 7 6
R840
HDMI1_ARC
R841
R808 10K
HPD1
100R818
100R822
DDC_SDA_1
DDC_SCL_1
0
HDMI_ARC
0
IR_OUT_HDMI1
HDMI_CEC
CK-_HDMI1 CK+_HDMI1
D0-_HDMI1 D0+_HDMI1
D1-_HDMI1 D1+_HDMI1
D2-_HDMI1 D2+_HDMI1
TMDS_CH1-
TMDS_CH1+
TMDS_CH2-
TMDS_CH2+
IP4283CZ10-TBA
GND_1
D804-*1
1
2
3
4
5
ESD_HDMI_NXP
For CEC
IP4283CZ10-TBA
TMDS_CH1-
NC_4
10
TMDS_CH1+
NC_3
9
GND_1
GND_2
8
TMDS_CH2-
NC_2
7
NC_1
TMDS_CH2+
6
HDMI_CEC
D805-*1
1
2
3
4
5
ESD_HDMI_NXP
R855 100
D851
D806-*1
IP4283CZ10-TBA
NC_4
TMDS_CH1-
10
NC_3
TMDS_CH1+
9
GND_2
GND_1
8
NC_2
TMDS_CH2-
7
NC_1
6
TMDS_CH2+
ESD_HDMI_NXP
TMDS_CH1-
NC_4
1
10
TMDS_CH1+
NC_3
2
9
GND_1
GND_2
3
8
TMDS_CH2-
NC_2
4
7
TMDS_CH2+
NC_1
5
6
D807-*1
IP4283CZ10-TBA
1
2
3
4
5
ESD_HDMI_NXP
R812 68K
SBD
G
CEC_REMOTE_S7
Q805 BSS83
NC_4
10
NC_3
9
GND_2
8
NC_2
7
NC_1
6
TMDS_CH1-
TMDS_CH1+
TMDS_CH2-
TMDS_CH2+
IP4283CZ10-TBA
GND_1
D808-*1
1
2
3
4
5
ESD_HDMI_NXP
R850 10K
C804
0.1uF 16V
+3.5V_ST
10
9
8
7
6
CEC_ON/OFF
5V_HDMI_2
R816
68K
CEC_REMOTE_NEC
D809-*1
IP4283CZ10-TBA
TMDS_CH1-
NC_4
TMDS_CH1+
NC_3
GND_1
GND_2
TMDS_CH2-
NC_2
TMDS_CH2+
NC_1
1
2
3
4
5
ESD_HDMI_NXP
NC_4
10
NC_3
9
GND_2
8
NC_2
7
NC_1
6
5V_HDMI_4
HDMI_2
SHIELD
HDMI_2
EAG59023302
JK801
Q804
VA814
ESD_HDMI
VA803-*1 1uF 10V
ESD_HDMI_CAP
5V_HDMI_4
R814
1K
C
B
E
1 2 3 4 5
ESD_HDMI_SEMTECH
1 2 3 4 5
ESD_HDMI_SEMTECH
R823
10K
VA815
ESD_HDMI
D808 RCLAMP0524PA
10 9 8 7 6
D809 RCLAMP0524PA
10 9 8 7 6
100R826
100R829
5V_HDMI_4
R821 10K
HPD4
DDC_SDA_4
DDC_SCL_4
IR_OUT_SIDE_HDMI
HDMI_CEC
CK-_HDMI4 CK+_HDMI4
D0-_HDMI4 D0+_HDMI4
D1-_HDMI4 D1+_HDMI4
D2-_HDMI4 D2+_HDMI4
R887
2.7K
R891
2.7K
DDC_SDA_4
DDC_SCL_4
5V_HDMI_2
5V_HDMI_2
20
19
18
17
16
VA808
ESD_HDMI_VARISTOR
R804
1.8K
5V_DET_HDMI_2
R806
3.3K
VA809
ESD_HDMI
MMBT3904(NXP)
ESD_HDMI
C
Q802EB
VA810
R803 1K
15
14
13
12
11
CK+
10
D0-
9
D0_GND
8
D0+
7
D1-
6
D1_GND
5
D1+
4
D2-
3
D2_GND
2
D2+
1
VA802
ESD_HDMI_VARISTOR
VA808-*1 1uF 10V
ESD_HDMI_CAP
VA802-*1 1uF 10V
ESD_HDMI_CAP
R810
10K
VA811
ESD_HDMI
D806 RCLAMP0524PA
1 2 3 4 5
ESD_HDMI_SEMTECH
D807 RCLAMP0524PA
1 2 3 4 5
ESD_HDMI_SEMTECH
5V_HDMI_2
10 9 8 7 6
10 9 8 7 6
R809 10K
HPD2
100R824
100R825
DDC_SDA_2
DDC_SCL_2
IR_OUT_HDMI2
HDMI_CEC
CK-_HDMI2 CK+_HDMI2
D0-_HDMI2
D0+_HDMI2
D1-_HDMI2 D1+_HDMI2
D2-_HDMI2 D2+_HDMI2
SIDE_HDMI
BODY_SHIELD
20
19
18
17
16
15
14
13
12
11 10
EAG62611204
9
HDMI_SIDE
8
7
6
5
4
3
2
1
JK803
CK+
D0-
D0_GND
D0+
D1-
D1_GND
D1+
D2-
D2_GND
D2+
5V_HDMI_4
5V_DET_HDMI_4
1.8KR815
VA812
ESD_HDMI_VARISTOR
ESD_HDMI_VARISTOR
VA803
R817
3.3K
VA813
ESD_HDMI
VA812-*1 1uF 10V ESD_HDMI_CAP
MMBT3904(NXP)
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
HDMI
2012.11.05 8
Page 37
RS232C
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
C1000
0.33uF
C1001
C1002
C1003
C1004
0.1uF
0.1uF
0.1uF
0.1uF
DOUT2
RIN2
10
5
IR_OUT_RS232C
+3.5V_ST
+3.5V_ST
D1002
R1004
IC1000
MAX3232CDR
C1+
1
V+
2
C1-
3
C2+
4
C2-
5
V-
6
7
8
EAN41348201
VCC
16
GND
15
DOUT1
14
RIN1
13
ROUT1
12
DIN1
11
DIN2
10
ROUT2
9
C1005
0.1uF
+3.5V_ST
R1005
4.7K
R1006
4.7K
UART_RX
UART_TX
1SS355
90V
1K
9
8
7
6
SPG09-DB-009
JK1000
4
3
2
1
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
RS232C_9PIN
2012.11.05 10
Page 38
+1.5V_DDR
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
R1201
R1202
1K 1%
0.1uF
1K 1%
C1201
CLose to DDR3
A-MVREFCA
A-MVREFDQ
+1.5V_DDR
C1202
A-MA14
1000pF
A-MVREFDQ
R1203
240
1%
+1.5V_DDR
R1204
R1205
CLose to Saturn7M IC
EAN61828901
H5TQ1G63DFR-H9C
DDR_1333_HYNIX
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
1K 1%
1K 1%
C1203
IC1201
0.1uF
C1204
1000pF
A10/AP
A12/BC
RESET
DQSU DQSU
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
NC_5
DQSL DQSL
DMU
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
1000pF
C1249
+1.5V_DDR
0.1uF
C1250
R1227
1K 1%
R1228
1K 1%
+1.5V_DDR
+1.5V_DDR
DDR3 1.5V By CAP - Place these Caps near Memory
DDR3 1.5V By CAP - Place these Caps near Memory
A-MVREFCA
C1235
0.1uF
C1205
10uF
C1206
0.1uF
C1207
0.1uF
C1208
0.1uF
C1210
0.1uF
C1211
0.1uF
C1212
0.1uF
C1213
0.1uF
C1214
0.1uF
C1215
0.1uF
C1216
0.1uF
C1217
0.1uF
C1218
0.1uF
C1219
0.1uF
C1220
0.1uF
C1221
0.1uF
C1222
0.1uF
C1223
0.1uF
C1224
0.1uF
0.1uF
C1227
0.1uF
C1228
0.1uF
C1229
0.1uF
C1230
0.1uF
C1231
0.1uF
C1232
0.1uF
C1233
C1234
0.1uF
0.1uF
C1236
0.1uF
C1237
Close to DDR Power Pin
IC101
LGE2112-T8
S7LR_DIVX_MS10
A-MA0
A-MA10 A-MA11 A-MA12 A-MA13 A-MA14
A-MBA0 A-MBA1 A-MBA2
A-MCK
A-MCKB
A-MCKE
A-MODT A-MRASB A-MCASB
A-MWEB
A-MRESETB
A-MDQSL
A-MDQSLB
A-MDQSU
A-MDQSUB
A-MDML
A-MDMU
A-MDQL0
A-MDQL1 A-MDQL2 A-MDQL3 A-MDQL4 A-MDQL5 A-MDQL6 A-MDQL7
A-MDQU0 A-MDQU1 A-MDQU2 A-MDQU3 A-MDQU4 A-MDQU5 A-MDQU6 A-MDQU7
A-MA1 A-MA2 A-MA3 A-MA4 A-MA5 A-MA6 A-MA7 A-MA8 A-MA9
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7 R7
A11
N7 T3
A13
A-MA0 A-MA1 A-MA2 A-MA3 A-MA4 A-MA5 A-MA6 A-MA7 A-MA8 A-MA9 A-MA10 A-MA11 A-MA12 A-MA13
M7
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
F3 G3
C7 B7
E7
DML
D3
E3 F7 F2 F8 H3 H8 G2 H7
D7 C3 C8 C2 A7 A2 B8 A3
A-MBA0 A-MBA1 A-MBA2
A-MCKE
A-MODT A-MRASB A-MCASB
A-MWEB
561%R1235
561%R1236
R1231 10K
A-MCK
C1209
0.01uF 50V
A-MCKB
+1.5V_DDR
A-MRESETB
A-MDQSL
A-MDQSLB
A-MDQSU A-MDQSUB
A-MDML A-MDMU
A-MDQL0 A-MDQL1 A-MDQL2 A-MDQL3 A-MDQL4 A-MDQL5 A-MDQL6 A-MDQL7 B-MDQL7
A-MDQU0 A-MDQU1 A-MDQU2 A-MDQU3 A-MDQU4 A-MDQU5 A-MDQU6 A-MDQU7
A11 C14 B11
F12
C15
E12 A14 D11 B14 D12 C16 C13 A15
E11 B13
F13 B15
E13
C17 A17 B16
E14 B12 A12 C12
F11
B19 C18
B18 A18
E15 A21
D17 G15 B21
F15 B22
F14 A22 D15
G16 B20
F16 C21
E16 A20 D16 C20
A_DDR3_A[0] A_DDR3_A[1] A_DDR3_A[2] A_DDR3_A[3] A_DDR3_A[4] A_DDR3_A[5] A_DDR3_A[6] A_DDR3_A[7] A_DDR3_A[8] A_DDR3_A[9] A_DDR3_A[10] A_DDR3_A[11] A_DDR3_A[12] A_DDR3_A[13] A_DDR3_A[14]
A_DDR3_BA[0] A_DDR3_BA[1] A_DDR3_BA[2]
A_DDR3_MCLK A_DDR3_MCLKZ A_DDR3_MCLKE
A_DDR3_ODT A_DDR3_RASZ A_DDR3_CASZ A_DDR3_WEZ
A_DDR3_RESET
A_DDR3_DQSL A_DDR3_DQSLB
A_DDR3_DQSU A_DDR3_DQSUB
A_DDR3_DQML A_DDR3_DQMU
A_DDR3_DQL[0] A_DDR3_DQL[1] A_DDR3_DQL[2] A_DDR3_DQL[3] A_DDR3_DQL[4] A_DDR3_DQL[5] A_DDR3_DQL[6] A_DDR3_DQL[7]
A_DDR3_DQU[0] A_DDR3_DQU[1] A_DDR3_DQU[2] A_DDR3_DQU[3] A_DDR3_DQU[4] A_DDR3_DQU[5] A_DDR3_DQU[6] A_DDR3_DQU[7]
B_DDR3_A[0] B_DDR3_A[1] B_DDR3_A[2] B_DDR3_A[3] B_DDR3_A[4] B_DDR3_A[5] B_DDR3_A[6] B_DDR3_A[7] B_DDR3_A[8]
B_DDR3_A[9] B_DDR3_A[10] B_DDR3_A[11] B_DDR3_A[12] B_DDR3_A[13] B_DDR3_A[14]
B_DDR3_BA[0] B_DDR3_BA[1] B_DDR3_BA[2]
B_DDR3_MCLK B_DDR3_MCLKZ B_DDR3_MCLKE
B_DDR3_ODT B_DDR3_RASZ B_DDR3_CASZ
B_DDR3_WEZ
B_DDR3_RESET
B_DDR3_DQSL
B_DDR3_DQSLB
B_DDR3_DQSU
B_DDR3_DQSUB
B_DDR3_DQML B_DDR3_DQMU
B_DDR3_DQL[0] B_DDR3_DQL[1] B_DDR3_DQL[2] B_DDR3_DQL[3] B_DDR3_DQL[4] B_DDR3_DQL[5] B_DDR3_DQL[6] B_DDR3_DQL[7]
B_DDR3_DQU[0] B_DDR3_DQU[1] B_DDR3_DQU[2] B_DDR3_DQU[3] B_DDR3_DQU[4] B_DDR3_DQU[5] B_DDR3_DQU[6] B_DDR3_DQU[7]
B23 D25 F22 G22 E24 F21 E23 D22 D24 D21 C24 C25 F23 E21 D23
G20 F24 F20
G25 G23 F25
D20 B25 B24 A24
E20
K24 K25
J21 J20
H24 L20
L23 J24 L24 J23 M24 H23 M23 K23
G21 L22 H22 K20 H20 L21 H21 K21
B-MA0 B-MA1 B-MA2 B-MA3 B-MA4 B-MA5 B-MA6 B-MA7 B-MA8 B-MA9 B-MA10 B-MA11 B-MA12 B-MA13 B-MA14
B-MBA0 B-MBA1 B-MBA2
B-MCK B-MCKB B-MCKE
B-MODT B-MRASB B-MCASB B-MWEB
B-MRESETB
B-MDQSL B-MDQSLB
B-MDQSU B-MDQSUB
B-MDML B-MDMU
B-MDQL0 B-MDQL1 B-MDQL2 B-MDQL3 B-MDQL4 B-MDQL5 B-MDQL6 B-MDQL7
B-MDQU0 B-MDQU1 B-MDQU2 B-MDQU3 B-MDQU4 B-MDQU5 B-MDQU6 B-MDQU7
B-MCKB
+1.5V_DDR
B-MCK
C1240
0.01uF 50V
10KR1232
B-MRESETB
B-MA0 B-MA1 B-MA2 B-MA3 B-MA4 B-MA5 B-MA6 B-MA7 B-MA8
B-MA9 B-MA10 B-MA11 B-MA12 B-MA13
56
1%
56
1%
B-MODT B-MRASB B-MCASB
B-MWEB
B-MDQSL
B-MDQSLB
B-MDQSU
B-MDQSUB
B-MDML
B-MDMU
B-MDQL0 B-MDQL1 B-MDQL2 B-MDQL3 B-MDQL4 B-MDQL5 B-MDQL6
B-MDQU0 B-MDQU1 B-MDQU2 B-MDQU3 B-MDQU4 B-MDQU5 B-MDQU6 B-MDQU7
R1237
B-MCKE
R1238
B-MBA0 B-MBA1 B-MBA2
0.1uF
0.1uF
0.1uF
C1238
C1239
Close to DDR Power Pin
0.1uF
0.1uF
C1241
C1243
C1242
H5TQ1G63DFR-H9C
DDR_1333_HYNIX
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
0.1uF
C1244
EAN61828901
IC1202
0.1uF
C1245
VREFCA
VREFDQ
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
NC_1 NC_2 NC_3 NC_4 NC_6
+1.5V_DDR
R1224
1K 1%
B-MVREFCA
0.1uF
10uF
C1246
1000pF
C1247
C1248
CLose to Saturn7M IC
M8
H1
L8
ZQ
B2 D9 G7 K2 K8 N1 N9 R1 R9
A1 A8 C1 C9 D2 E9 F1 H2 H9
J1 J9 L1 L9 T7
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
B1 B9 D1 D8 E2 E8 F9 G1 G9
R1226
240 1%
B-MVREFCA
B-MVREFDQ
+1.5V_DDR
B-MA14
B-MVREFDQ
R1225
1K 1%
CLose to DDR3
EAN61836301
DDR_1G_1600_SS
IC1201-*2
K4B1G1646G-BCK0
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
VREFCA
VREFDQ
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
NC_1 NC_2 NC_3 NC_4 NC_6
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8
VSS_9 VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
EAN61836301
DDR_1G_1600_SS
IC1202-*2
K4B1G1646G-BCK0
M8
N3 P7 P3
H1
N2 P8 P2
L8
R8
ZQ
R2 T8
B2
R3
D9
L7
G7
R7
K2
N7
K8
T3 N1 N9
M7 R1 R9
M2
N8
M3 A1 A8
J7
C1
K7
C9
K9 D2 E9
L2 F1
K1 H2
J3 H9
K3
L3 J1 J9
T2 L1 L9 T7
F3
G3
A9
C7 B3
B7 E1 G8
E7 J2
D3 J8 M1
E3 M9
F7 P1
F2 P9
F8 T1
H3 T9
H8
G2
H7 B1 B9
D7 D1
C3 D8
C8 E2
C2 E8
A7 F9
A2 G1
B8 G9
A3
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
EAN61829201
DDR_2G_1600_HYNIX
IC1201-*3
H5TQ2G63BFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
A15
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
VREFCA
VREFDQ
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
NC_1 NC_2 NC_3 NC_4 NC_6
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8
VSS_9 VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
M8
H1
L8
ZQ
B2 D9 G7 K2 K8 N1 N9 R1 R9
A1 A8 C1 C9 D2 E9 F1 H2 H9
J1 J9 L1 L9 T7
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
B1 B9 D1 D8 E2 E8 F9 G1 G9
DDR_2G_1600_HYNIX
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EAN61829201
IC1202-*3
H5TQ2G63BFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
A15
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61848801
DDR_2G_1600_SS
IC1201-*1
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
K4B2G1646C-HCK0
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61848801
DDR_2G_1600_SS
IC1202-*1
K4B2G1646C-HCK0
M8
N3
VREFCA
P7 P3
H1
N2
VREFDQ
P8 P2
L8
R8
ZQ
R2 T8
B2
R3
VDD_1
D9
L7
VDD_2
G7
R7
VDD_3
K2
N7
VDD_4
K8
T3
VDD_5
N1
VDD_6
N9
M7
VDD_7
R1
VDD_8
R9
M2
VDD_9
N8 M3
A1
VDDQ_1
A8
J7
VDDQ_2
C1
K7
VDDQ_3
C9
K9
VDDQ_4
D2
VDDQ_5
E9
L2
VDDQ_6
F1
K1
VDDQ_7
H2
J3
VDDQ_8
H9
K3
VDDQ_9
L3
J1
NC_1
J9
T2
NC_2
L1
NC_3
L9
NC_4
T7
F3
NC_6
G3
A9
C7
VSS_1
B3
B7
VSS_2
E1
VSS_3
G8
E7
VSS_4
J2
D3
VSS_5
J8
VSS_6
M1
E3
VSS_7
M9
F7
VSS_8
P1
F2
VSS_9
P9
F8
VSS_10
T1
H3
VSS_11
T9
H8
VSS_12
G2 H7
B1
VSSQ_1
B9
D7
VSSQ_2
D1
C3
VSSQ_3
D8
C8
VSSQ_4
E2
C2
VSSQ_5
E8
A7
VSSQ_6
F9
A2
VSSQ_7
G1
B8
VSSQ_8
G9
A3
VSSQ_9
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
H5TQ1G63EFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
NC_7
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61829003
DDR_1600_HYNIX_NEW
IC1201-*4
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
H5TQ1G63EFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
NC_7
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61829003
DDR_1600_HYNIX_NEW
IC1202-*4
EAN61859501
DDR_1600_NANYA_NEW
IC1201-*5
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
NT5CB64M16DP-DH
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12
T3
NC_6
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
VREFCA
VREFDQ
ZQ
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
NC_1 NC_2 NC_3 NC_4 NC_7
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8
VSS_9 VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
EAN61859501
DDR_1600_NANYA_NEW
IC1202-*5
NT5CB64M16DP-DH
M8
N3 P7 P3
H1
N2 P8 P2
L8
R8 R2 T8
B2
R3
D9
L7
G7
R7
K2
N7
K8
T3 N1 N9
M7 R1 R9
M2
N8
M3 A1 A8
J7 C1
K7 C9
K9 D2 E9
L2 F1
K1 H2
J3 H9
K3
L3 J1 J9
T2 L1 L9 T7
F3
G3
A9
C7 B3
B7 E1 G8
E7 J2
D3 J8 M1
E3 M9
F7 P1
F2 P9
F8 T1
H3 T9
H8
G2
H7 B1 B9
D7 D1
C3 D8
C8 E2
C2 E8
A7 F9
A2 G1
B8 G9
A3
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12
K8
VDD_5
NC_6
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
RAS
VDDQ_8
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_7
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
DDR_2G_1600_HYNIX_NEW
H5TQ2G63DFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61829203
IC1201-*6
EAN61829203
DDR_2G_1600_HYNIX_NEW
IC1202-*6
H5TQ2G63DFR-PBC
M8
N3
VREFCA
P7 P3
H1
N2
VREFDQ
P8 P2
L8
R8
ZQ
R2 T8
B2
R3
VDD_1
D9
L7
VDD_2
G7
R7
VDD_3
K2
N7
VDD_4
K8
T3
VDD_5
N1
VDD_6
N9
M7
VDD_7
R1
VDD_8
R9
M2
VDD_9
N8
M3
A1
VDDQ_1
A8
J7
VDDQ_2
C1
K7
VDDQ_3
C9
K9
VDDQ_4
D2
VDDQ_5
E9
L2
VDDQ_6
F1
K1
VDDQ_7
H2
J3
VDDQ_8
H9
K3
VDDQ_9
L3
J1
NC_1
J9
T2
NC_2
L1
NC_3
L9
NC_4
T7
F3
NC_6
G3
A9
C7
VSS_1
B3
B7
VSS_2
E1
VSS_3
G8
E7
VSS_4
J2
D3
VSS_5
J8
VSS_6
M1
E3
VSS_7
M9
F7
VSS_8
P1
F2
VSS_9
P9
F8
VSS_10
T1
H3
VSS_11
T9
H8
VSS_12
G2 H7
B1
VSSQ_1
B9
D7
VSSQ_2
D1
C3
VSSQ_3
D8
C8
VSSQ_4
E2
C2
VSSQ_5
E8
A7
VSSQ_6
F9
A2
VSSQ_7
G1
B8
VSSQ_8
G9
A3
VSSQ_9
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
K4B2G1646E-BCK0
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61848802
DDR_2G_1600_SS_NEW
IC1201-*7
EAN61848802
DDR_2G_1600_SS_NEW
IC1202-*7
K4B2G1646E-BCK0
M8
N3
VREFCA
P7 P3
H1
N2
VREFDQ
P8 P2
L8
R8
ZQ
R2 T8
B2
R3
VDD_1
D9
L7
VDD_2
G7
R7
VDD_3
K2
N7
VDD_4
K8
T3
VDD_5
N1
VDD_6
N9
M7
VDD_7
R1
VDD_8
R9
M2
VDD_9
N8
M3
A1
VDDQ_1
A8
J7
VDDQ_2
C1
K7
VDDQ_3
C9
K9
VDDQ_4
D2
VDDQ_5
E9
L2
VDDQ_6
F1
K1
VDDQ_7
H2
J3
VDDQ_8
H9
K3
VDDQ_9
L3
J1
NC_1
J9
T2
NC_2
L1
NC_3
L9
NC_4
T7
F3
NC_6
G3
A9
C7
VSS_1
B3
B7
VSS_2
E1
VSS_3
G8
E7
VSS_4
J2
D3
VSS_5
J8
VSS_6
M1
E3
VSS_7
M9
F7
VSS_8
P1
F2
VSS_9
P9
F8
VSS_10
T1
H3
VSS_11
T9
H8
VSS_12
G2 H7
B1
VSSQ_1
B9
D7
VSSQ_2
D1
C3
VSSQ_3
D8
C8
VSSQ_4
E2
C2
VSSQ_5
E8
A7
VSSQ_6
F9
A2
VSSQ_7
G1
B8
VSSQ_8
G9
A3
VSSQ_9
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
EMEA INTERACTIVE
LP63xH-ZA
DDR
2012.11.05 12
Page 39
/FLASH_WP
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
/SPI_CS
SPI_SDO
S_FLASH_MAIN_MACRONIX
MX25L8006EM2I-12G
CS#
1
SO/SIO1
2
WP#
3
GND
4
S_FLASH_MAIN_WINBOND
W25Q80BVSSIG
CS
1
DO[IO1]
2
%WP[IO2]
3
GND
4
IC1300
IC1300-*1
8
7
6
5
8
7
6
5
VCC
HOLD#
SCLK
SI/SIO0
VCC
HOLD[IO3]
CLK
DI[IO0]
+3.3V_Normal
C1300
0.1uF
SPI_SCK
SPI_SDI
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
S-FLASH
2012.11.05 13
Page 40
EXT_SPK AMP
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
+12V/+15V
UART/I2C SWITCH
SUB_AMP_MUTE
AMP_RESET
EXT_AMP_L
EXT_AMP_R
EXT_SPK
10K
R1778
B
+3.5V_ST
EXT_SPK
R1776 100
R1777 10K
EXT_SPK
C
EXT_SPK
Q1700 MMBT3904(NXP)
E
C1732
1uF 10V
EXT_SPK EXT_SPK
C1733
1uF 10V
EXT_SPK
C1734
EXT_SPK
C1735
1uF 50V
1uF 50V
C1736
EXT_SPK
10uF
L1710
EXT_SPK
PVCCL_1
PVCCL_2
MUTE
BYPASS
AGND_1
AGND_2
PVCCR_1
VCLAMP
PVCCR_2
C1737
0.1uF 16V
25V
EXT_SPK
BLM18PG121SN1D
IC1700
TPA3124D2PWPR
1
SD
2
3
4
LIN
5
RIN
6
7
8
9
10
11
12
EXT_SPK
L1711
EXT_SPK
C1738
0.1uF 16V
EXT_SPK
UART_SW1
L
C1710
0.1uF
H
+3.5V_ST
C1739
C1740 10uF 25V
EXT_SPK
R1781 10K OPT
R1783 10K
EXT_SPK
EXT_SPK
C1741
0.1uF 16V
EXT_SPK
EXT_SPK
R1782 10K
OPT
R1784 10K
EXT_SPK
R1779
4.7K
R1780
4.7K
EXT_SPK
C1743 1uF 50V
EXT_SPK
C1745 1uF 50V
EXT_SPK
C1744
0.47uF 50V
EXT_SPK
C1746
0.47uF 50V
EXT_SPK
C1747 100uF
25V
C1748 100uF
25V
EXT_SPK
EXT_SPK
10K
R1790
EXT_SPK
10K
R1791
EXT_SPK_L
EXT_SPK_R
MST_TX
MST_RX
10uF 25V
OPT
PGNDL_2
24
PGNDL_1
23
LOUT
22
21
20
19
18
17
16
15
14
13
BSL
AVCC_2
AVCC_1
GAIN0
GAIN1
BSR
ROUT
PGNDR_2
PGNDR_1
C1742
0.22uF 50V
EXT_SPK
EXT_SPK
C1749
0.22uF 50V
EXT_SPK
L1712
22.0uH
L1713
22.0uH
EXT_SPK
A - B0 A - B1
SELECT
SELECT
VCC
VCC
CONNECTION
R1720 100
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
MSTAR ADJ
MSTAR DEBUG
IC1703
1
2
3
IC1704
1
2
3
UART_SW2
L H
UART_SW1
B1
GND
B0
B1
GND
B0
MST_DBG_TX
UART_TX
MST_DBG_RX
UART_RX
NEC_RX
NEC_TX
C1712
0.1uF
+3.5V_ST
A - B0 A - B1
CONNECTION
INTERACTIVE
NEC USB_DOWNLOAD
R1728 100
NLASB3157DFT2G
SELECT
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
EAN38256201
NLASB3157DFT2G
SELECT
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
EAN38256201
IC1707
IC1708
UART_SW2
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
MST_NEC_TX
UART_RX
MST_NEC_RX
UART_TX
EXT_SPK_CONTROL/DEBUG
+3.5V_ST
JK1701
PEJ027-04
3
E_SPRING
6A T_TERMINAL1
7A B_TERMINAL1
4 R_SPRING
5 T_SPRING
7B B_TERMINAL2
6B T_TERMINAL2
C1705
0.1uF SELECT
VCC
SELECT
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
EXT_SPK OUT
EXT_SPK
JK1700
PEJ034-01
3
4
5
7B
6B
E_SPRING
R_SPRING
T_SPRING
B_TERMINAL2
T_TERMINAL2
+3.3V_Normal
EXT_SPK
R1771 100K
OPT
C1730 1uF
EXT_SPK
IC1701
EAN38256201
IC1702
EAN38256201
100R1772
C1731 1uF
OPT
DBG_SW
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
EXT_SPK_DET
EXT_SPK_R
EXT_SPK_L
+3.5V_ST
+3.5V_ST
R1709
3.6K
R1710
3.6K
EXT_VOL+
DBG_TX
EXT_VOL-
DBG_RX
DBG_SW
CONNECTION A - B0 A - B1
DEBUG_NEC/MSTAR
EXT_SPK CONTROL
DBG_RX
DBG_TX
UART_SW
+3.5V_ST
C1711
0.1uF
SELECT
SELECT
A - B0 A - B1
VCC
CONNECTION
R1721 100
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
NEC DEBUG
MSTAR DEBUG
IC1705
EAN38256201
IC1706
EAN38256201
UART_DBG_SW
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
+3.5V_ST
R1724
4.7K
MST_DBG_TX
NEC_DBG_TX
MST_DBG_RX
NEC_DBG_RX
L H
EEPROM_SCL
EEPROM_SDA
EEPROM_SW
L H
C1713
0.1uF
+3.5V_ST
A - B0 A - B1
CONNECTION
NEC-EEPROM
MSTAR-EEPROM
SELECT
VCC
SELECT
VCC
R1731
22
C1714 1uF 50V
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
IC1709
IC1710
EEPROM_SW
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
I2C_SCL
NEC_EEPROM_SCL
I2C_SDA
NEC_EEPROM_SDA
L H
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
EXT SPK
2012.11.05 17
Page 41
ETHERNET
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
* H/W option : ETHERNET
JK2100-*1
RJ45VT-01SN002
1
1
2
2
3
3
4
ETHERNET_XML_EMI
4
5
5
6
6
7
7
8
8
9
9
JK2100
XRJV-01V-0-D12-080
ETHERNET_XMULTIPLE
9
9
+2.5V_Normal
ETHERNET
L2101
BLM18PG121SN1D
1
2
3
4
5
6
7
8
ETHERNET
C2104
0.01uF 50V
ETHERNET
ETHERNET
ETHERNET
ETHERNET
R2101
49.9
R2102
49.9
R2103
49.9
R2104
49.9
C2101
0.1uF
ETHERNET
C2102
0.1uF
ETHERNET
EPHY_TP
EPHY_TN
EPHY_RP
EPHY_RN
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LP63xH-ZA
LAN 21
2012/11/05
Page 42
SI2156_DVB_1INPUT_H
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
TU2602 TDSS-G201D
B1
TU_CHINA
B1
28
SHIELD
12
SHIELD
TU2603-*1 TDSN-C201D
RF_S/W_CTL
1
RESET
2
SCL
3
SDA
4
+B1[3.3V]
5
SIF
6
+B2[1.8V]
7
CVBS
8
NC_1
9
NC_2
10
NC_3
11
+B3[3.3V]
12
+B4[1.23V]
13
NC_4
14
GND
15
ERROR
16
SYNC
17
VALID
18
MCLK
19
D0
20
D1
21
D2
22
D3
23
D4
24
D5
25
D7
26
D8
27
A1
1
2
3
4
5
6
7
8
9
10
11
NC_1
RESET
SCL
SDA
+B1[3.3V]
NC_2
+B2[1.8V]
NC_3
IF_AGC
DIF[P]
DIF[N]
A1
TU_T/C
12
SHIELD
B1
TU2602-*1 TDSS-G101D
1
2
3
4
5
6
7
8
9
10
11
TU_T2/C
B1
NC
RESET
SCL
SDA
+3.3V
SIF
+1.8V
CVBS
IF_AGC
DIF[P]
DIF[N]
B1
B1
TU2603 TDSN-G301D
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
A1
28
SHIELD
TDSS-G201D(B)
12
SHIELD
NC_1
1
RESET
2
SCL
3
SDA
4
+B1[3.3V]
5
SIF
6
+B2[1.8V]
7
CVBS
8
NC_2
9
NC_3
NC_4
+B3[3.3V]
+B4[1.23V]
NC_5
GND
ERROR
SYNC
VALID
MCLK
D0
D1
D2
D3
D4
D5
D6
D7
A1
TU2602-*2 TDSS-G201D(B)
NC
1
RESET
2
SCL
3
SDA
4
+3.3V
5
ALIF[N]
6
+1.8V
7
ALIF[P]
8
IF_AGC
9
DLIF[P]
10
DLIF[N]
11
A1
A1
B1
TU_T/C/S2
B1
38
TU2601 TDSQ-G001D
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
A1
SHIELD
NC_1
RESET
SCL
SDA
+B1[3.3V]
SIF
+B2[1.8V]
CVBS
T/C_IF_AGC
T/C_DIF[P]
T/C_DIF[N]
NC_2
NC_3
NC_4
GND_1
ERROR
SYNC
VALID
MCLK
D0
D1
D2
D3
D4
D5
D6
D7
GND_2
GND_3
+B3[1.23V]
S2_RESET
+B4[3.3V]
S2_F22_OUTPUT
S2_SCL
S2_SDA
LNB
GND_4
A1
RF_SW_OPT
R2603
0
RF_SW_OPT
C2603
C2600
0.1uF
16V
C2602 100pF 50V
OPT C2601
0.1uF 16V
0.1uF 16V
C2607 20pF 50V
Close to TUNER
TU_I2C_FILTER
MLG1005SR27JT
TU_I2C_FILTER
MLG1005SR27JT
TU_I2C_NON_FILTER
TU_I2C_NON_FILTER
C2612 20pF 50V
C2604
0.1uF 16V
HALF_NIM/EU_NON_T2
R2602
0
HALF_NIM/EU_NON_T2
R2601
0
close to TUNER
DVB_S
R2600
51
LNB_TX
DVB_S_FILTER
R2875-*1
MLB-201209-0120P-N2
DVB_S_NON_FILTER
R2875 0
OPT C2649 18pF 50V
R2605
R2604
R2609-*1
R2610-*1
33R2609
33R2610
+1.8V_TU
OPT C2606 100uF 16V
FULL_NIM_NON_S
FULL_NIM_NON_S
DVB_S
DVB_S
22
DVB_S
22
close to TUNER
DVB_S
C2650 18pF 50V
RF_SWITCH_CTL
+3.3V_TU
R2870
1K
C2651 20pF 50V
OPT
R2607
0
HALF_NIM/EU_NON_T2
R2608
0
T2
R2606
0
FULL_NIM_NON_S
AR3702
AR3703
DVB_S
L2600
BLM18PG121SN1D
DVB_S
C2608
C2611
100pF
0.1uF
50V
16V
OPT C2610 18pF 50V
Surge protectioin
OPT
C2605 33pF 50V
C2652 20pF 50V
NON_ASIA_TU
C2626
0.1uF 16V
+2.5V_TU
OPT
C2613 18pF 50V
DVB_S
C2609 33pF 50V
47AR3701
47
47
R2611 100
R2871
1K
TU_SCL
TU_SDA
close to TUNER
C2660 10pF 50V OPT
IF_AGC_MAIN
should be guarded by ground
T2
T2 C2617
C2614
0.1uF
100pF
16V
50V
T2
C2616
0.1uF 16V
+1.23V_TU
DVB_S
C2615 10uF 10V
DVB_S
R2612
2.2K
DVB_S
C2619
0.1uF 16V
DEMOD_SCL
DEMOD_SDA
DVB_S
D2600
3.0SMCJ20A(suzhougrande) 20V
+3.3V_TU
R2614 100K
C2622
0.1uF
16V
C2626-*1 0 ASIA_TU
C2621 100pF 50V
T2 C2618 10uF
6.3V
BLM18PG121SN1D
T2
C2620
0.1uF 16V
FE_TS_ERR FE_TS_SYNC FE_TS_VAL FE_TS_CLK
+1.23V_TU
DVB_S
R2613
10
+3.3V_TU
C2623
0.1uF
16V
T2
L2601
S2_RESET
Pull-up can’t be applied
because of MODEL_OPT_2
DVB_S
R2874
2.2K 1W
ASIA_TU
R2660 510
ASIA_TU
R2662 2K
R2661 0
ASIA_TU
+3.3V_T2_TU
+1.23V_TU
FE_TS_DATA[0] FE_TS_DATA[1] FE_TS_DATA[2] FE_TS_DATA[3]
FE_TS_DATA[4] FE_TS_DATA[5] FE_TS_DATA[6] FE_TS_DATA[7]
DVB_S
C2624 100pF 50V
R2663 510
ASIA_TU
R2664 0
ASIA_TU
LNB_OUT
TUNER_RESET
+3.3V_S2_DE
DVB_S
C2625
0.1uF 16V
OPT R2615 0
NON_ASIA_TU
R2616
4.7K
NON_ASIA_TU
FE_TS_DATA[0-7]
GPIO must be added.
+3.3V_TU
R2618 470
E
NON_ASIA_TU
Q2600
MMBT3906(NXP)
B
C
NON_ASIA_TU
R2619 82
C2661 10pF 50V OPT
AR3701-*1 33 1/16W
AR3702-*1 33 1/16W
AR3703-*1 33 1/16W
+3.3V_TU
OPT
C2627
0.1uF 16V
DVB_S
DVB_S
DVB_S
B1
TU_T/C(B)
B1
TU_SIF
NON_ASIA_TU
R2621
0
OPT
R2622
1K
IF_P_MSTAR
IF_N_MSTAR
AP2114H-2.5TRG1
TU2602-*3 TDSS-G101D(B)
12
SHIELD
NON_ASIA_TU
OPT
IC2600
VOUTVIN
GND
1
2
3
4
5
6
7
8
9
10
11
A1
+3.3V_TU
R2624 220
B
NC
RESET
SCL
SDA
+3.3V
SIF
+1.8V
CVBS
IF_AGC
DIF[P]
DIF[N]
A1
OPT
ERROR & VALID PIN
OPT
R2627
0
R2625
220
NON_ASIA_TU
E
Q2601 MMBT3906(NXP)
NON_ASIA_TU
C
Close to the tuner
FE_TS_VAL
FE_TS_ERR
TU_CVBS
+3.3V_TU
IC2603
AP1117E18G-13
INADJ/GND
OUT
R2872
0
R2
Vo=VREF*(1+R2/R1)
VREF=1.25V
FULL_NIM
R2629
3.3K
C2635
0.1uF 16V
+2.5V_TU +3.3V_Normal
OPT
R2620
1
1/16W
5%
OPT
OPT
C2628
C2629
10uF
0.1uF
10V
16V
+3.3V_TU
C2630
0.1uF 16V
R1
OPT
R2873
200
1%
NC_1
EN2
VIN3
NC4
BLM18PG121SN1D
BLM18PG121SN1D
+1.8V_TU
C2641
0.1uF 16V
FULL_NIM
IC2602
TJ4220GDP-ADJ
1
2
3
4
DVB_S
L2602
T2
L2603
IC2601
74LVC1G08GW
15
2
3
R2632
1
C2642
10uF
10V
[EP]GND
GND
8
ADJ/SENSE
9
7
THERMAL
VOUT
6
NC_2
5
+3.3V_S2_DE
DVB_S
C2632 10uF 10V
+3.3V_T2_TU
T2
C2631 10uF 10V
OPT
R2631
4
OPT
R2628
0
This was being applied to the only china demod,
so this has to be deleted in both main and ISDB sheet.
0
DEMOD_RESET
LNA2_CTL
Vo=0.8*(1+R2/R1)
FULL_NIM
R2633 12K
R2
1%
FULL_NIM
R2634 22K 1%
R1
FULL_NIM
+3.3V_TU
DVB_S
C2634
0.1uF 16V
T2 C2633
0.1uF 16V
C2643 22uF 10V
C2645
0.1uF 16V
+3.3V_TU
UBW2012-121F
C2644
0.1uF
16V
OPT
C2640
0.1uF 16V
+1.23V_TU
L2606
FE_TS_VAL_ERR
FULL_NIM
C2647 10uF 10V
C2646 22uF 10V
16V
C2648
0.1uF
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LP63xH-ZA
2012/11/05
TUNER_EU 26
Page 43
DVB-S2 LNB Part Allegro
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
(Option:LNB)
LNB_OUT
A_GND
LNB C2700
0.22uF 25V
2A
LNB
D2703
MBR230LSFT1G
30V
A_GND
BOOST
EXTM
TCAP
NC_1
VCP
TDO
TDI
LNB
D2702
40V
SX34
DCDC_GND
[EP]
1
2
3
4
5
6
7
THERMAL
29
IC2700
A8290SETTR-T
9
10
8
SDA
GND
VREG
33
R2701
0.22uF
LNB
C2708
LNB
ADD
LNB
27pF
C2709
3A
LNB
L2700
33UH
SP-7850_33
2.4A
11
SCL
33
R2702
OPT
+12V_LNB
LNB
LNB
C2712
DCDC_GND
C2711 10uF 25V
A_GND
0.1uF 50V
close to VIN pin(#25)
DCDC_GND and A_GND are connected
DCDC_GND and A_GND are connected in pin#27
PCB_GND and A_GND are connected
Input trace widths should be sized to conduct at least 3A
Ouput trace widths should be sized to conduct at least 2A
BFO23NC_924BFI25VIN26LX27GNDLX28LNB
22
NC_8
21
NC_7
20
BFC
19
NC_6
18
NC_5
17
16
15
12
13
14
IRQ
NC_2
R2704
LNB
27pF
OPT
C2710
NC_4
NC_3
LNB
4.7K
A_GND
+3.3V_Normal
A_GND
+12V/+15V
OPT
R2705 0
LNB L2701
BLM18PG121SN1D
DCDC_GND
Max 1.3A
+12V_LNB
A_GND
OPT R2706
0
LNB
ZD1
40V
C2701
0.01uF
LNB
50V
LNB C2713 1uF 50V
close to Boost pin(#1)
LNB
C2702
0.1uF
LNB_TX
C2705
LNB 68uF
35V
LNB
C2703
0.1uF 50V
A_GND
A_GND
LNB
C2707
68uF
35V
DCDC_GND
C2706
22000pF
LNB
D2700 SX34 40V
LNB
A_GND
A_GND
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DEMOD_SDA
DEMOD_SCL
LP63xH-ZA
DVB_S 27
2012/11/05
Page 44
+1.26V_FRC
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
+1.26V_FRC
L9602
BLM18SG121TN1D
C9600
0.1uF
L9600
BLM18SG121TN1D
C9601
0.1uF
FRC_VDDC10
C9611 22uF 10V
DVDD_DDR_1V
C9608 22uF 10V
C9612
0.1uF
Place Close to Bead
C9606
0.1uF
C9607
0.1uF
FRC_AVDD_PLL
C9609
0.1uF
C9610
0.1uF
FRC_VDD33
AFRC_VDD33
FRC_AVDD_LVDS33
+3.3V_FRC
+3.3V_FRC
+3.3V_FRC
+3.3V_FRC
+3.3V_FRC
FRC_VDD33
L9601
BLM18SG121TN1D
C9602
0.1uF
AFRC_VDD33
L9603
BLM18SG121TN1D
C9603
0.1uF
FRC_AVDD_PLL
L9604
BLM18SG121TN1D
C9604
0.1uF
FRC_AVDD_LVDS33
L9605
BLM18SG121TN1D
C9605
0.1uF
GPIO1 : HI => B8/94, LOW => B4/98
CHIP_CONF : {GPIO8, PWM1, PWM0}
CHIP_CONF = 3’d5 : boot from interal SRAM
CHIP_CONF = 3’d6 : boot from EEPROM
CHIP_CONF = 3’d7 : boot from SPI Flash
URSA5 CONFIGURATION
PWM0_CONFIG PWM1_CONFIG
GPIO[8] GPIO[1]
URSA5 H/W OPTION
URSA_MODEL_OPT_0 URSA_MODEL_OPT_1 URSA_MODEL_OPT_2 URSA_MODEL_OPT_3
Debugging for URSA5
P9600
12505WS-04A00
URSA5_DEBUG
1
2
URSA5_DEBUG
URSA5_DEBUG
22R9601
22R9600
3
4
5
FRC_VDDC10
C9613 22uF 10V
C9614 10uF
6.3V
10KR9602
10K OPT
OPT
R9603
+3.3V_FRC
10K
OPT
R9604
10K
OPT
R9605
(VDDP)
C9615
0.1uF
C9616
0.1uF
C9617
0.1uF
10KR9610
10K
R9606
10K
10K
OPT
R9611
R9607
10K
OPT
R9608
10K
OPT
OPT
R9609
SCL2_+3.3V_DB
SDA2_+3.3V_DB
C9618
0.1uF
OPT
10KR9612
10K
R9613
C9619
0.22uF
6.3V
10K
R9614
10KR9615
OPT
OPT
10K
R9616
10K
R9617
C9620
0.1uF
C9623
0.1uF
C9621
0.1uF
C9622
0.1uF
MODEL OPTION
URSA_MODEL_OPT_0
URSA_MODEL_OPT_1
URSA_MODEL_OPT_2
URSA_MODEL_OPT_3
SCL2_+3.3V_URSA
C9624
0.22uF
6.3V
C9625
0.1uF
PIN NAME
SCL2_+3.3V_DB
URSA_SCL
C9626
0.1uF
+1.5V_FRC_DDR
C9627
0.1uF
PIN NO.
D10
D11
D12
D13
URSA5_MP
+1.5V_FRC_DDR
C9628
0.1uF
L/DIM_10BLOCK
LVDS_EXT_URSA5
R9618 0
R9619 0
OPT
HIGH
RESERVED
1
2
3
C9629
0.22uF
6.3V
SW9600 JS2235S
URSA5_DEBUG
C9630
0.1uF
FRC_DDR3_RESETB
SCL2_+3.3V_URSA
SDA2_+3.3V_URSA
LOW
L/DIM_16BLOCK
RESERVED
LVDS_S7M_PLUS
RESERVEDRESERVED
6
5
4
C9631
0.1uF
URSA5_MP
C9632
0.1uF
FRC_A[0-13]
FRC_BA0 FRC_BA1 FRC_BA2
FRC_MCK
FRC_MCKB
FRC_CKE
FRC_ODT FRC_RASB FRC_CASB
FRC_WEB
FRC_DQSL
FRC_DQSU
FRC_DQSLB FRC_DQSUB
FRC_DQL[0-7]
FRC_DQU[0-7]
URSA_SDA
R9620 0
R9621 0
OPT
C9633 1uF
6.3V
+3.3V_FRC
5%
4.7K
1/16W
SDA2_+3.3V_URSA
SDA2_+3.3V_DB
FRC_DMU
5%
R9643
FRC_DML
FRC_A[0] FRC_A[1] FRC_A[2] FRC_A[3] FRC_A[4] FRC_A[5] FRC_A[6] FRC_A[7] FRC_A[8] FRC_A[9] FRC_A[10] FRC_A[11] FRC_A[12] FRC_A[13]
FRC_DQL[0] FRC_DQL[1] FRC_DQL[2] FRC_DQL[3] FRC_DQL[4] FRC_DQL[5] FRC_DQL[6] FRC_DQL[7]
FRC_DQU[0] FRC_DQU[1] FRC_DQU[2] FRC_DQU[3] FRC_DQU[4] FRC_DQU[5] FRC_DQU[6] FRC_DQU[7]
4.7K
1/16W
R9642 33 R9622 33 R9623
P14
DDR3_A0/DDR2_NC
G15
DDR3_A1/DDR2_A8
N14
DDR3_A2/DDR2_NC
L15
DDR3_A3/DDR2_A10
H15
DDR3_A4/DDR2_A2
L14
DDR3_A5/DDR2_A3
G14
DDR3_A6/DDR2_A4
N12
DDR3_A7/DDR2_A5
G13
DDR3_A8/DDR2_A6
N13
DDR3_A9/DDR2_A9
H14
DDR3_A10/DDR2_RASZ
F15
DDR3_A11/DDR2_A11
H13
DDR3_A12/DDR2_A0
P13
DDR3_A13/DDR2_A12
M12
DDR3_BA0/DDR2_BA2
H12
DDR3_BA1/DDR2_CASZ
L13
DDR3_BA2/DDR2_A1
F16
DDR3_MCLK/DDR2_MCLK
F17
DDR3_MCLKZ/DDR2_MCLKZ
J13
DDR3_CKE/DDR2_ODT
K12
DDR3_ODT/DDR2_CKE
L12
DDR3_RASZDDR2_WEZ
K13
DDR3_CASZ/DDR2_BA1
K14
DDR3_WEZ/DDR2_BA0
M14
DDR3_RESET/DDR2_A7
N16
DDR3_DQSL/DDR2_DQSL
M17
DDR3_DQSU/DDR2_DQSU
M16
DDR3_DQSBL/DDR2_DQSBL
M15
DDR3_DQSBU/DDR2_DQSBU
J15
DDR3_DQML/DDR2_DQU5
R16
DDR3_DQMU/DDR2_DQU4
R17
DDR3_DQL0/DDR2_DQU3
H17
DDR3_DQL1/DDR2_DQL0
R15
DDR3_DQL2/DDR2_DQL6
J17
DDR3_DQL3/DDR2_DQL7
T17
DDR3_DQL4/DDR2_DQL3
H16
DDR3_DQL5/DDR2_DQL2
T15
DDR3_DQL6/DDR2_DQL1
G16
DDR3_DQL7/DDR2_DQL5
K15
DDR3_DQU0/DDR2_DQU7
N15
DDR3_DQU1/DDR2_DQML
K17
DDR3_DQU2/DDR2_DQU2
P17
DDR3_DQU3/DDR2_DQU6
L17
DDR3_DQU4/DDR2_NC
P16
DDR3_DQU5/DDR2_DQU1
K16
DDR3_DQU6/DDR2_DQU0
P15
DDR3_DQU7/DDR2_DQMU
F14
DDR3_NC/DDR2_A13
T16
DDR3_NC/DDR2_DQL4
D14
I2CM_SCL
D15
I2CM_SDA
P1
I2CS_SCL
P2
I2CS_SDA
AFRC_VDD33
+1.5V_FRC_DDR
F5
F10
G10
F11
F12
G11
G12
AVDD_1F4AVDD_2
AVDD_DDR_C_1
AVDD_DDR_C_2
AVDD_DDR_D_1
AVDD_DDR_D_2
AVDD_DDR_D_3
AVDD_DDR_D_4
VSS_1D6VSS_2D7VSS_3D8VSS_4D9VSS_5E6VSS_6E7VSS_7E8VSS_8E9VSS_9
E10
FRC_AVDD_PLL
FRC_AVDD_LVDS33
D4
D5
E4
E5
M5
L4
L5
K10
AVDD_PLL3.3V
AVDD_LPLL3.3V
AVDD_MPLL3.3V
AVDD_LVDS3.3V_1
AVDD_LVDS3.3V_2
AVDD_LVDS3.3V_3
AVDD_LVDS3.3V_4
VSS_10
VSS_11F3VSS_12F6VSS_13F7VSS_14F8VSS_15F9VSS_16G1VSS_17G2VSS_18G4VSS_19G5VSS_20G6VSS_21G7VSS_22G8VSS_23G9VSS_24
E16
AVDDL_MOD1.26V
DVDD_DDR_1V
FRC_VDD33
C9634
0.1uF
L10
K9
N5
VD33_1M4VD33_2N4VD33_3
DVDD_HF1.26V
DVDD_DDR_1.26V
VSS_25H1VSS_26H2VSS_27H4VSS_28H5VSS_29H6VSS_30H7VSS_31H8VSS_32H9VSS_33
G17
PLACE TERMINATION RESISTORS CLOSE TO URSA5
RXB3-
RXBCK-
RXB4+
RXBCK+
RXB3+
RXB2-
RXB4-
RXB2+
R9624
100
R9625
100
R9626
100
R9627
100
R9628
100
N10
N11
P10
P11
VDDC_1.26V_3N9VDDC_1.26V_4
VDDC_1.26V_5
VDDC_1.26V_6
R9629
100
VDDC_1.26V_7
R2
RXBCLKP
R3
RXBCLKN
R4
R5
T4
U4
U3
T3
RXB0P
RXB1P
RXB2P
RXB0N
RXB1N
RXB2N
FRC_VDDC10
M10
VDDC_1.26V_1M9VDDC_1.26V_2
IC9600
LGE7303C
VSS_34
VSS_35J4VSS_36J5VSS_37J6VSS_38J7VSS_39J8VSS_40J9VSS_41
H10
H11
J10
VSS_42
J11
J12
FRC_RESET
VSS_43
J14
VSS_44
J16
VSS_45
VSS_46K4VSS_47K5VSS_48K6VSS_49K7VSS_50K8VSS_51
[SPI FLASH(2Mbit)]
IC9601
W25X20BVSNIG
R9650
R9648
10K
4.7K
RXA4-
RXB0-
RXB1+
RXB1-
T2
U2
T1
R1
RXB3P
RXB4P
RXB3N
K11
RXB0+
RXA2-
R6
R7
RXB4N
RXACLKP
VSS_52L6VSS_53L7VSS_54L8VSS_55
+3.3V_Normal
RXA2+
R8
RXA0P
RXACLKN
L11
R9630 10K
R9
L16
RXA4+
T8
RXA0N
VSS_56
RXACK+
RXACK-
RXA3+
RXA3-
U8
U7
T7
T6
RXA1P
RXA2P
RXA1N
RXA2N
VSS_57M6VSS_58M7VSS_59M8VSS_60
M11
M13
RXA1+
RXA1-
RXA0-
U6
U5
T5
RXA3P
RXA4P
RXA3N
VSS_61
VSS_62N6VSS_63N7VSS_64N8VSS_65
RXA0+
R9631
100
R9632
100
R9633
100
R9634
100
R9635
100
R9636
100
J1
J2
XTALI
RXA4N
XTALO
VSS_66P3VSS_67P4VSS_68P5VSS_69P6VSS_70P7VSS_71
N17
33R9637
10pF
C9635
X-TAL_2
R13
2
3
GND_2
4
X9600 24MHz
1M
R9639
P9
T13
U15
R14
K2
GPIO1
GPIO4/(LTD_DE)
GPIO3/(LTD_DA1)
GPIO5/(LTD_CLK)
GPIO2/(S_PIF_CLK)
GPIO0/(UART_RX/S_PIF_DA0)
VSS_72
P12
U16
10pF
C9636
GND_1
X-TAL_1
K1
T14
P8
U14
U13
GPIO8
GPIO7(3D_FLAG)
GPIO6/(LTD_DA0)
GPIO10/(S_PIF_FC)
GPIO9/(UART_TX/S_PIF_DA1)
NCL9HW_RESETJ3TESTPIN_1D1TESTPIN_2D2TESTPIN_3D3TESTPIN_4E1TESTPIN_5E2TESTPIN_6E3TESTPIN_7F1TESTPIN_8F2M0_SCLK
GPIO[1]
OPT
R12
E11
N2
M1
VSYNC_LIKE
M_S_PIF_CLK
GPIO11/(S_PIF_CS)
0
GPIO[8]
R9641
N3
M_S_PIF_CS
M_S_PIF_DA0N1M_S_PIF_DA1
M3
M_S_PIF_FC
C17
L1
M2
S_M_PIF_CLK
M0_MOSI
D16
D17
SPI_CS
SPI_DO
K3
L3
R10
T11
S_M_PIF_CS
S_M_PIF_FC
SOFT_RST_L
SOFT_RST_R
TXA0P/GCLK6/BLUE[7]
S_M_PIF_DA0L2S_M_PIF_DA1
TXA0N/GCLK5/BLUE[6]
TXA1P/OPT_N/LK3/BLUE[9]
TXA1N/FLK/BLUE[8]
TXA2N/OPT_P/LK2/GREEN[0]
TXACLKP/RLV0N/GREEN[3] TXACLKN/RLV0P/GREEN[2]
TXA3P/RLV1N/GREEN[5] TXA3N/RLV1P/GREEN[4] TXA4P/RLV2N/GREEN[7] TXA4N/RLV2P/GREEN[6]
TXB0P/RLV3N/GREEN[9]
TXB0N/RLV3P/GREEN[8] TXB1P/RLVCLKN/RED[1] TXB1N/RLVCLKP/RED[0]
TXB2P/RLV4P/RED[3]/EPI_A3P
TXB2N/RLV4N/RED[2]/EPI_A3N
TXBCLKP/RLV5N/RED[5]/EPI_A2P
TXBCLKN/RLV5P/RED[4]/EPI_A2N
TXB3P/RLV6N/RED[7]/EPI_A1P
TXB3N/RLV6P/RED[6]/EPI_A1N/
TXB4P/RLV7N/RED[9]/EPI_A0P
TXB4N/RLV7P/RED[8]/EPI_A0N
TXD2P/LLV4N/EPI_B3P TXD2N/LLV4P/EPI_B3N
TXDCLKP/LLV5N/BLUE[1]/EPI_B2P
TXDCLKN/LLV5P/BLUE[0]/EPI_B2N
TXD3P/LLV6N/BLUE[3]
TXD3N/LLV6P/BLUE[2]/EPI_B1N
TXD4P/LLV7N/BLUE[5]/EPI_B0P
TXD4N/LLV7P/BLUE[4]/EPI_B0N
MOD_GPIO0/VDD_ODD/HSYNC
MOD_GPIO1/VDD_EVEN/VSYNC MOD_GPIO2/PWM13/GCLK4/LCK MOD_GPIO3/PWM14/GCLK2/LDE
M1_SCLK
M1_MOSI
M2_SCLK
M2_MOSI
M3_SCLK
M3_MOSI
F13
E15
E14
E13
E12
TP9605
TP9601
TP9602
TP9603
TP9604
TP9600
R11
U11
OP_SYNC_L
OP_SYNC_R
TXA2P/GREEN[1]
TXC0P/SOE
TXC0N/POL
TXC1P/GSP_R
TXC1N/GSP/VST TXC2P/GOE/GCLK1 TXC2N/GSC/GCLK3
TXCCLKP/LLV0N TXCCLKN/LLV0P
TXC3P/LLV1N TXC3N/LLV1P TXC4P/LLV2N TXC4N/LLV2P
TXD0P/LLV3N
TXD0N/LLV3P TXD1P/LLVCLKN TXD1N/LLVCLKP
PWM0/SCAN_BLK1 PWM1/SCAN_BLK2
LPLL_FBCLK
LPLL_OUTCLK
LPLL_REFIN
SPI_CKT9SPI_CZ
SPI_DIU9SPI_DO
T10
U10
33R9645
33R9647
33R9646
SPI_CS
SPI_DI
SPI_DO
SPI_SCLK
R9649
33
GND
C8 C9 B8 A8 A7 B7 C6 C7 B6 A6 A5 B5
C4 C5 B4 A4 A3 B3 C2 C3 B2 A2 C1 B1
C16 B17 B16 A16 A15 B15 C14 C15 B14 A14 A13 B13
C12 C13 B12 A12 A11 B11 C10 C11 B10 A10 A9 B9
D10 D11 D12 D13
U12
R9651
T12
R9652
G3 E17 H3
CS
1
DO
2
WP
3
4
URSA5_FLASH_WINBOND_2M
TXA0P
TXA0N
TXA1P
TXA1N
TXA2P
TXA2N
TXACLKP
TXACLKN
TXA3P
TXA3N
TXA4P
TXA4N
TXB0P
TXB0N
TXB1P
TXB1N
TXB2P
TXB2N
TXBCLKP
TXBCLKN
TXB3P
TXB3N
TXB4P
TXB4N
TXC0P
TXC0N
TXC1P
TXC1N
TXC2P
TXC2N
TXCCLKP
TXCCLKN
TXC3P
TXC3N
TXC4P
TXC4N
TXD0P
TXD0N
TXD1P
TXD1N
TXD2P
TXD2N
TXDCLKP
TXDCLKN
TXD3P
TXD3N
TXD4P
TXD4N
URSA_MODEL_OPT_0 URSA_MODEL_OPT_1 URSA_MODEL_OPT_2
URSA_MODEL_OPT_3
33 33
VCC
8
HOLD
7
CLK
6
DIO
5
PWM0_CONFIG PWM1_CONFIG
+3.3V_FRC
R9653
3.3K
SPI_SCLK
SPI_DI
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LB3AC
URSA5 block
2013. 01. 23 1513
Page 45
+1.5V_FRC_DDR
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
R9700
1K 1%
R9701
1K 1%
+1.5V_FRC_DDR
Close to DDR Pin
C9700
0.1uF
MVREFCA
+1.5V_FRC_DDR
C9702
0.1uF 16V
Place Close to DDR Pin
C9703 22uF 10V
C9704
0.1uF
+1.5V_FRC_DDR
C9705
DDR3 1.5V De-Cap Place near Memory
0.1uF
0.1uF
C9708
C9709
0.1uF
0.1uF
C9706
0.1uF
C9707
C9710
0.1uF
C9711
0.1uF
C9712
0.1uF
C9713
0.1uF
R9702
R9703
IC9700
1K 1%
1K 1%
C9701
0.1uF
MVREFDQ
MVREFCA
MVREFDQ
+1.5V_FRC_DDR
240
R9704
1%
H5TQ1G63EFR-PBC
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
A10/AP
A12/BC
RESET
DQSL DQSL
DQSU DQSU
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
NC_7
NC_5
DML DMU
N3
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
A11
BA0 BA1 BA2
CK CK
CKE
CS
ODT
RAS CAS
WE
FRC_A[0]
FRC_A[1]
P7 P3
FRC_A[2]
FRC_A[3]
N2 P8
FRC_A[4]
FRC_A[5]
P2 R8
FRC_A[6]
R2
FRC_A[7]
T8
FRC_A[8]
R3
FRC_A[9]
FRC_A[10]
L7 R7
FRC_A[11]
N7
FRC_A[12]
T3
FRC_A[13]
M7
M2 N8 M3
J7 K7 K9
L2 K1 J3 K3 L3
T2
F3 G3
C7 B7
E7 D3
E3 F7 F2 F8 H3 H8 G2 H7
D7 C3 C8 C2 A7 A2 B8 A3
FRC_BA0 FRC_BA1 FRC_BA2
FRC_ODT FRC_RASB FRC_CASB FRC_WEB
FRC_DQSL FRC_DQSLB
FRC_DQSU FRC_DQSUB
FRC_DML FRC_DMU
FRC_DQL[0]
FRC_DQL[1] FRC_DQL[2] FRC_DQL[3] FRC_DQL[4]
FRC_DQL[5]
FRC_DQL[6]
FRC_DQL[7]
FRC_DQU[0] FRC_DQU[1]
FRC_DQU[2] FRC_DQU[3] FRC_DQU[4] FRC_DQU[5] FRC_DQU[6]
FRC_DQU[7]
150
OPT
R9705
FRC_DDR3_RESETB
FRC_MCK
FRC_MCKB
FRC_CKE
R9706
510
FRC_A[0-13]
+1.5V_FRC_DDR
FRC_DQL[0-7]
FRC_DQU[0-7]
Place Close to DDR Pin
R9707 56
R9708 56
C9714
0.01uF 50V
FRC_MCK
FRC_MCKB
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LB3AC
2013. 01 .23
URSA DDR3 14
15
Page 46
+12V/+15V
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
L9802
BLM18PG121SN1D
C9802 10uF 16V
CORE +1.26V_FRC
+3.3V_FRC
10K
R9803 1K
1%
R9806 10K
R9813
OPT
R9814 330K OPT
R2
C9806
12K
1%
1uF
R9808
10V
POWER_ON/OFF_1
R1
R9801
6.8K 1%
C9804
100pF
50V
Switching freq: 700K
C9821 1uF 10V
IC9802
TPS54327DDAR
EN
1
VREG5
C9808 3300pF 50V
VFB
SS
2
3
4
9
THERMAL
3A
Vout=0.765*(1+R1/R2)
TYPICAL 980mA
[EP]GND
VIN
8
VBST
7
SW
6
GND
5
C9810
0.1uF 16V
L9804
3.6uH
NR8040T3R6N
+1.26V_FRC
C9812 22uF 10V
OPT C9814 22uF 10V
+3.3V_FRC
C9815 10uF 10V
C9816
0.1uF 16V
+1.5V_FRC
AP7173-SPG-13 HF(DIODES)
R9809 10K
C9817
1uF
10V
IC9803
1
IN
2
PG
3
VCC
4
EN
EAN41406705
Vout=0.6*(1+R1/R2)
+1.5V of DDR&URSA5 uses same power line
9
THERMAL
8
7
6
5
TYPICAL 350mA
[EP]
OUT
FB
SS
GND
C9818 560pF 50V
R1
R9810
4.3K 1%
R9811
3.9K 1%
R2
R9812 1K 1%
C9819 10uF 16V
+1.5V_FRC_DDR
C9820 10uF 16V
+12V/+15V
L9801
BLM18PG121SN1D
C9801 10uF 16V
Switching freq: 700K
+3.3V_FRC
POWER_ON/OFF_1
R9802 33K
1%
C9803
27pF
50V
R2
OPT
R9805 10K
R1
R9804
220 1%
R9807
10K 1%
+12V/+15V
5%
1/16W
C9805 1uF 10V
C9822 1uF 25V
TYPICAL 300mA
10K
R9815
C9807 3300pF 50V
EN
VFB
VREG5
SS
IC9801
TPS54327DDAR
1
2
3
4
3A
9
THERMAL
[EP]GND
VIN
8
C9809
VBST
7
SW
6
GND
5
0.1uF 16V
L9803
3.6uH
NR8040T3R6N
Vout=0.765*(1+R1/R2)
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
+3.3V_FRC
C9811 22uF 10V
OPT
C9813 22uF 10V
LB3AC
URSA5 Power Block
2013. 01. 23 1515
Page 47
MODEL OPTION
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
LNA2_CTL
RF_SWITCH_CTL
OPC&SCANNING_CTRL
SCART1_RGB/COMP1
R202
R203
PM_MODEL_OPT_1
HDMI
DSUB
SC1_R+/COMP1_Pr+
SC1_G+/COMP1_Y+
SC1_B+/COMP1_Pb+
SC1_SOG_IN
REAR_COMP_Pr+
REAR_COMP_Y+
REAR_COMP_Pb+
SIDE COMP
CVBS In/OUT
BOOSTER_OPT
RF_SW_OPT
CK+_HDMI1 CK-_HDMI1 D0+_HDMI1 D0-_HDMI1 D1+_HDMI1 D1-_HDMI1 D2+_HDMI1 D2-_HDMI1 DDC_SDA_1 DDC_SCL_1 HPD1
CK+_HDMI4 CK-_HDMI4 D0+_HDMI4 D0-_HDMI4 D1+_HDMI4 D1-_HDMI4 D2+_HDMI4 D2-_HDMI4 DDC_SDA_4 DDC_SCL_4 HPD4
CK+_HDMI2 CK-_HDMI2 D0+_HDMI2 D0-_HDMI2 D1+_HDMI2 D1-_HDMI2 D2+_HDMI2 D2-_HDMI2 DDC_SDA_2 DDC_SCL_2 HPD2
CEC_REMOTE_S7
DSUB_HSYNC DSUB_VSYNC
DSUB_R+
DSUB_G+
DSUB_B+
SC1_ID
SC1_FB
TU_CVBS
SC1_CVBS_IN
DTV/MNT_VOUT
+3.3V_Normal
100
100
R292 100
OPT
J2 J3
K3
J1 K2 K1 L2 L3 T5 T4 V5
R5
F2
F3 G3
F1 G2 G1 H2 H3 R6 U6
P5 R4
P2 R3 N2
P3 N3 N1
M3 M2 M1
V2 V3 U3 U2 T1 T2 R2 R1 T3
Y2
Y3 V1
Y4
Y5
Y6
RXACKP RXACKN RXA0P RXA0N RXA1P RXA1N RXA2P RXA2N DDCDA_DA/GPIO24 DDCDA_CK/GPIO23 HOTPLUGA/GPIO19
HOTPLUGB/GPIO20
RXCCKP RXCCKN RXC0P RXC0N RXC1P RXC1N RXC2P RXC2N DDCDC_DA/GPIO28 DDCDC_CK/GPIO27 HOTPLUGC/GPIO21
RXDCKP RXDCKN RXD0P RXD0N RXD1P RXD1N RXD2P RXD2N DDCDD_DA/GPIO30 DDCDD_CK/GPIO29 HOTPLUGD/GPIO22 CEC/GPIO5
HSYNC0 VSYNC0 RIN0P RIN0M GIN0P GIN0M BIN0P BIN0M SOGIN0
HSYNC1 VSYNC1 RIN1P RIN1M GIN1P GIN1M BIN1P BIN1M SOGIN1
HSYNC2 RIN2P RIN2M GIN2P GIN2M BIN2P BIN2M SOGIN2
CVBS0 CVBS1 CVBS2 CVBS3 CVBS4 CVBS5 CVBSOUT0 CVBSOUT1
VCOM
MODEL OPTION
PIN NAME
MODEL_OPT_0
MODEL_OPT_2 MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5
MODEL_OPT_6
* Dual Stream is only Korea 3D spec
LGE2112-T8
S7LR_DIVX_MS10
IC101
PIN NO.
AB3
F4
AB2
T25
U23 T24
B8
A8MODEL_OPT_7
I2C_SCKM1/GPIO75
I2C_SDAM1/GPIO76
SPDIF_OUT/GPIO153
I2S_IN_BCK/GPIO150
I2S_IN_SD/GPIO151
I2S_IN_WS/GPIO149
I2S_OUT_BCK/GPIO156
I2S_OUT_MCK/GPIO154
I2S_OUT_SD/GPIO157
I2S_OUT_WS/GPIO155
ET_RXD[0]/RP/GPIO60 ET_TXD[0]/TP/GPIO57
ET_RXD[1]/RN/GPIO63
ET_TXD[1]/LED1/GPIO56
ET_TX_CLK/TN/GPIO59
ET_COL/LED0/GPIO55
PHM_OFF
NON_DVB_T2
NON_3D
NON_OLED
NON_DVB_S
NON_120HZ
OS:NON_DualStream
NonOS:ErrorOut
IF_AGC
RF_AGC
SPDIF_IN/GPIO152
USB0_DM
USB0_DP
USB1_DM
USB1_DP
AUOUTL0 AUOUTL2
AUOUTL3 AUOUTR0 AUOUTR2 AUOUTR3
AUVRM
AUVAG
AUVRP
EARPHONE_OUTL EARPHONE_OUTR
ET_TX_EN/GPIO58
ET_MDC/GPIO61
ET_MDIO/GPIO62
IRIN/GPIO4
HWRESET
XOUT
LOW
FHD
VIFP
VIFM
SIFP
SIFM
AUL0 AUR0 AUL1 AUR1 AUL2 AUR2 AUL3 AUR3 AUL4 AUR4
ARC0
HIGH
HD
PHM_ONMODEL_OPT_1
DVB_T2
3D
+1.10V_VDDC
10uFC228
10uFC275
10uFC276
0.1uFC277
0.1uFC280
0.1uFC283
VDDC 1.05V
0.1uFC4011
0.1uFC4019
0.1uFC4024
VDDC : 2026mA
+1.10V_VDDC
OLED
DVB_S
120HZ
OS:DualStream
NonOS:NON_ErrorOut
Close to MSTAR
100R288
HALF_NIM/EU_NON_T2
HALF_NIM/EU_NON_T2
AC4 AD3
AC3
IP
AE3
IM
AD4 AC5
AD2 AE2
AE6 AD6
AD1
XIN
AC1
D7 D6
E3 E2
AC12 AE12
C8 D8 D9
B10 C9 B9
C10
AB9 AA11 Y9 AA9 AA7 AB8 Y8 Y10 AC7 AD7
W6 V6 V4 Y7 W5 U5
AD5
AE5 AC6
AA6 AB6
C6 C5
A6 C4
B5 C3 A3 B3 B4
N4
HDMI1_ARC
T6 N5
C237
C234
R287
1M
TP208
ANALOG SIF
Close to MSTAR
+3.3V_Normal
HALF_NIM/EU_NON_T2
TUNER_I2C
TU_SCL
TU_SDA
X201 24MHz
2.2uFC236
2.2uF
2.2uFC244
2.2uFC245
2.2uF
2.2uFC235
C253
C249
1uF
4.7uF
HDMI1_ARC
33R210
R200 10K
HALF_NIM/EU_NON_T2
100R289
0.1uFC250
0.1uFC251
L227
BLM18PG121SN1D
C4064
0.1uF
22pFC261
22pFC262
22R21 3 DVB_S 22R2 14 DVB_S
C256
0.1uF
5.6uHL2 03 HEAD_PHONE
5.6uHL2 05 HEAD_PHONE
EPHY_RP
EPHY_TP
EPHY_RN
EPHY_TN
applied on only 60 PCB
0.047uFC231
HALF_NIM/EU_NON_T2
HALF_NIM/EU_NON_T2
HALF_NIM/EU_NON_T2
R4019 10K
HALF_NIM/EU_NON_T2
SPDIF_OUT
AMP_SCL AMP_SDA DEMOD_SCL DEMOD_SDA
REAR_COMP_DET
BLM18SG121TN1D
C263 10uF
URSA_SDA
URSA_SCL
SOC_RESET
HALF_NIM/ASIA
0.1uFC257
0.1uFC258
47R4002 47R4003
0
R4004
Close to MSTAR
EXTERNAL SPEAKER OUT
L202
C268
4.7uF 10V
HEAD_PHONE
HDMI_ARC
HALF_NIM/ASIA
C4068-*1 68pF
HALF_NIM/EU_NON_T2
C4068 100pF
HALF_NIM/EU_NON_T2
TU_SIF
C4065
0.047uF 25V
HALF_NIM/EU_NON_T2
AUD_SCK AUD_MASTER_CLK_0 AUD_LRCH
AUD_LRCK
SC1/COMP1_L_IN SC1/COMP1_R_IN
PC_L_IN PC_R_IN
EXT_AMP_L
EXT_AMP_R
C272
4.7uF 10V
HEAD_PHONE
C4069
100pF
C4069-*1 68pF
DTV_IF
IF_P_MSTAR
IF_N_MSTAR
SIDE USB
I2S_I/F
AUDIO IN
IF_AGC_MAIN
SIDE_USB2_DM
SIDE_USB2_DP
SIDE_USB1_DM
SIDE_USB1_DP
H/P OUT
SCART1_Lout
SCART1_Rout
HP_LOUT
HP_ROUT
AUDIO OUT
Normal Power 3.3V
+3.3V_Normal
L204
BLM18PG121SN1D
0.1uF
0.1uFC4044
C4043
L208
BLM18PG121SN1D
+1.5V_DDR
VDD33
10uFC284
CAP_10uF_X7R
AVDD_AU33
Normal 2.5V
+2.5V_Normal
DDR3 1.5V
0.1uF
C4046
STby 3.5V
+3.3V_Normal
0.1uFC4012
0.1uFC4007
10uFC4001
CAP_10uF_X7R
C241
C240
0.1uF
0.1uF
AVDD2P5
L211
BLM18PG121SN1D
CAP_10uF_X7R
C269
10uF
AVDD2P5_MOD
L229
BLM18PG121SN1D
AVDD25_PGA
L219
BLM18PG121SN1D
L223
BLM18SG121TN1D
Close to IC with width trace
L207
BLM18PG121SN1D
0.1uFC4014
CAP_10uF_X5R
AVDD2P5:172mA
C270
0.1uF
C4070
0.1uF 16V
C4027
0.1uF
10uF
C278
0.1uFC4020
0.1uFC4025
10uF
85C
10V
C284-*1
C271
0.1uF
AVDD25_PGA:13mA
AVSS_PGA
AVDD_DDR0:55mA
AVDD_DDR1:55mA
AVDD_NODIE
0.1uFC265
0.1uFC232
0.1uFC4031
0.1uFC267
10uF
85C
10V
CAP_10uF_X5R
C4001-*1
C273
0.1uF
10uF
85C
10V
CAP_10uF_X5R
C269-*1
0.1uF
C4038
C4036
0.1uF
AVDD_NODIE:7.362mA
C286
C252
0.1uF
0.1uF
RSDS Power OPT
+1.10V_VDDC
L228
BLM18PG121SN1D
C274
0.1uF
C4009
0.1uF
C4071 10uF
C4042
MIUVDDC
modify for using side HDMI(3) HPD
0.1uF
C4062
0.1uF
AVSS_PGA
MIUVDDC
AVDD2P5
AVDD2P5_MOD
AVDD25_PGA
AVDD_NODIE
AVDD_AU33
+1.5V_DDR
VDD33
VDD33
+1.10V_VDDC
1uFC4045
S7LR_DIVX_MS10
K12
AVDDLV_USB
G9
VDDC_1
H9
VDDC_2
K10
VDDC_3
K11
VDDC_4
L10
VDDC_5
M12
VDDC_6
M13
VDDC_7
N12
VDDC_8
P14
VDDC_9
P15
VDDC_10
R10
VDDC_11
R14
VDDC_12
R15
VDDC_13
T10
VDDC_14
P10
AVDD1P0
P19
FB_CORE
R16
AVDDL_MOD
L11
AVDD10_LAN
M14
DVDD_DDR
W9
AVDD2P5_ADC_1
W10
AVDD2P5_ADC_2
W11
AVDD2P5_ADC_3
W12
AVDD25_REF
Y17
AVDD25_LAN
V18
AVDD_MOD_1
U19
AVDD_MOD_2
W14
AVDD25_PGA
W15
AVSS_PGA
U7
AVDD_NODIE
L7
AVDD_DVI_USB_1
M7
AVDD_DVI_USB_2
P7
AVDD3P3_MPLL
R7
AVDD_DMPLL
M19
DVDD_NODIE
V7
AVDD_AU33
W7
AVDD_EAR33
R19
VDDP_1
T19
VDDP_2
W18
AVDD_LPLL_1
W19
AVDD_LPLL_2
V19
VDDP_NAND
J17
AVDD_DDR0_D_1
K15
AVDD_DDR0_D_2
K16
AVDD_DDR0_D_3
L15
AVDD_DDR0_C
K17
AVDD_DDR1_D_1
L17
AVDD_DDR1_D_2
M17
AVDD_DDR1_D_3
L16
AVDD_DDR1_C
E9
GND_EFUSE
A23
GND_1
B17
GND_2
C23
GND_3
A5
GND_4
C11
GND_5
C19
GND_6
C22
GND_7
D14
GND_8
D18
GND_9
D19
GND_10
E17
GND_11
E18
GND_12
E19
GND_13
E22
GND_14
F8
GND_15
F17
GND_16
F18
GND_17
F19
GND_18
G8
GND_19
H8
GND_20
N22
GND_21
N21
GND_22
N20
GND_23
M22
GND_24
M21
GND_25
M20
GND_26
F10
GND_27
V15
GND_28
W16
GND_29
V8
GND_30
T18
GND_31
IC101
LGE2112-T8
GND_32 GND_33 GND_34 GND_35 GND_36 GND_37 GND_38 GND_39 GND_40 GND_41 GND_42 GND_43 GND_44 GND_45 GND_46 GND_47 GND_48 GND_49 GND_50 GND_51 GND_52 GND_53 GND_54 GND_55 GND_56 GND_57 GND_58 GND_59 GND_60 GND_61 GND_62 GND_63 GND_64 GND_65 GND_66 GND_67 GND_68 GND_69 GND_70 GND_71 GND_72 GND_73 GND_74 GND_75 GND_76 GND_77 GND_78 GND_79 GND_80 GND_81 GND_82 GND_83 GND_84 GND_85 GND_86 GND_87 GND_88 GND_89 GND_90 GND_91 GND_92 GND_93 GND_94 GND_95 GND_96 GND_97 GND_98
GND_99 GND_100 GND_101 GND_102 GND_103 GND_104 GND_105 GND_106 GND_107 GND_108 GND_109 GND_110 GND_111 GND_112 GND_113 GND_114 GND_115 GND_116 GND_117 GND_118 GND_119 GND_120 GND_121 GND_122 GND_123 GND_124 GND_125 GND_126 GND_127 GND_128 GND_129 GND_130 GND_131 GND_132 GND_133 GND_134 GND_135 GND_136
G10 G11 G12 G13 G14 G17 G18 G19 G24 H11 H12 H13 H14 H15 H16 H17 H18 H19 J9 J10 J11 J12 J13 J14 J15 J16 J18 J19 J25 K9 K13 K14 H10 K18 K19 K22 L8 L9 J8 L12 L13 L18 L19 M8 K8 M10 M11 L14 M15 M16 M18 M25 N10 N11 N13 N14 N15 N16 N17 N19 K7 P8 P9 M9 P11 P13 P16 P17 P18 P12 R8 R9 R11 R12 R13 R17 T8 T9 N7 T11 T12 T13 T14 T15 T16 T17 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 R18 V9 V10 V11 V12 V14 V17 T7 E8
R298
0
1KR4027
1KR4029
3D
NON_3D
R255 R256
R259
1K
R206
1K
R207
R4024 R4025
NON_EU
DVB_T2
NON_DVB_T2
R239 R240
+3.3V_Normal
1K
1K
PHM_ON
R208
R211
1K
1KR209
PHM_OFF
R212
510 510
33R228 68R229 33R230 68R231 33R232 68R233
33R253 68R254 33 68 33R257 68R258
0
33R237 68R238
COMPONENT
33 68
COMPONENT
33R241 68R242
33R244
33R260
33R246 0.047uFC227
68R252
1K
HD
R226
1K
FHD
R227
C213 C214 C215 C216
COMPONENT
COMPONENT
TP210
0.047uFC233
0.047uFC204
0.047uFC205
0.047uFC206
0.047uFC207
0.047uFC208
0.047uFC209 1000pFC210
0.047uFC211
0.047uFC212
0.047uF
0.047uF
0.047uF
0.047uF 1000pFC217
0.047uFC218
0.047uFC219
0.047uFC220
0.047uFC221
0.047uFC222
0.047uFC223 1000pFC224
0.047uFC225
0.047uFC226
MODEL_OPT_0 MODEL_OPT_1 MODEL_OPT_2 MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5 MODEL_OPT_6 MODEL_OPT_7
AE9
AC9
AC10
AD9 AC11 AD10 AE11 AD11
AE8 AD8 AC8
AA2
AA3
W2
W3 W1
AA8
W4
AA5
AA4
AA1
AB4
+2.5V_Normal
1KR4028
1K
1K
OPT
120HZ
R290
1KR293
NON_120HZ
R2911KR294
R4026
DVB_S
NON_DVB_S
10K
1KR4030
R4023
OLED
NON_OLED
2.4K
COMPONENT
COMPONENT
COMPONENT
Close to MSTAR
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
MAIN2, HW OPT
2012.11.05 2
Page 48
EARPHONE BLOCK
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
HP_LOUT
HEAD_PHONE
HP_ROUT
HEAD_PHONE
C1118 10uF 16V
C1119 10uF 16V
HEAD_PHONE
R1125 1K
HEAD_PHONE
MMBT3904(NXP)
HEAD_PHONE
R1128 1K
MMBT3904(NXP)
HEAD_PHONE
RGB/SPDIF/PC/HP/USB
Q1101
Q1102
C
B
E
C
B
E
B
B
E
Q1104
MMBT3904(NXP)
C
HEAD_PHONE
HP_DET
E
Q1103
MMBT3904(NXP)
C
HEAD_PHONE
HEAD_PHONE
+3.3V_Normal
10K
R1130
R1155 1K
HEAD_PHONE
+12V/+15V
HEAD_PHONE
JK1101
KJA-PH-0-0177
5GND
4L
3DETECT
1R
HEAD_PHONE
Q1105
MMBT3906(NXP)
C
B
HEAD_PHONE
E
R1129
3.3K
+3.5V_ST
C
Q1106
MMBT3904(NXP)
E
HEAD_PHONE
B
SPDIF OPTIC JACK
SPDIF-JACK-SOLTEAM
GND
VCC
VINPUT
HEAD_PHONE
R1180 10K
SIDE_HP_MUTE
5.15 Mstar Circuit Application
JK1103-*1
JST1223-001
Fiber Optic
2
3
4
SPDIF_OUT
FIX_POLE
+3.3V_Normal
C1131
0.1uF 16V
C1121 100pF 50V
SPDIF-JACK-FOXCOMN
JK1103
2F01TC1-CLM97-4F
GND
1
VCC
2
Fiber Optic
VIN
3
4
SHIELD
PC/AUDIO
JK1102
PEJ027-04
3
6A
7A
4
5
7B
6B
E_SPRING
T_TERMINAL1
B_TERMINAL1
R_SPRING
T_SPRING
B_TERMINAL2
T_TERMINAL2
C1107
100pF
50V
C1108 100pF 50V
R1102 470K
R1103 470K
R1107 15K
R1108 15K
10K
R1111
10K
R1110
PC_R_IN
PC_L_IN
EU_OPT
IC1161
AZ4580MTR-E1
OUT1
1
IN1-
2
IN1+
3
VEE
4
VCC
8
OUT2
7
IN2-
6
IN2+
5
DTV/MNT_L_OUT
SCART1_Lout
EU_OPT
C1160 10uF 16V
EU_OPT
330pF C1161
EU_OPT
R1239
2.2K
R1240
EU_OPT
220K
EU_OPT
R1241 33K
EU_OPT
C1162 33pF
EU_OPT
R1242
5.6K
EU_OPT R1243 10K
CLOSE TO MSTAR
SC1/COMP1_DET
OPT
R1171 12K
R1172 12K
EU_OPT
C1155
4700pF
EU_OPT C1156
4700pF
+3.3V_Normal
VCC
OUT
SC1_R+/COMP1_Pr+
SC1_G+/COMP1_Y+
SC1_B+/COMP1_Pb+
Full Scart/ Comp1
SYNC_IN
RGB_IO
R_OUT
D2B_OUT
G_OUT
D2B_IN
ID
B_OUT
AUDIO_L_IN
AUDIO_R_IN
ESD_SCART_ZENER_ROHM
ZD1160
ZD1161
ESD_SCART_ZENER_ROHM
EU_OPT
EU_OPT
PSC008-01
JK1160
AV_DET
22
COM_GND
21
20
SYNC_OUT
19
SYNC_GND2
18
SYNC_GND1
17
16
15
RGB_GND
14
R_GND
13
12
11
10
G_GND
9
8
7
6
B_GND
5
AUDIO_GND
4
AUDIO_L_OUT
3
2
AUDIO_R_OUT
1
VA1160 20V 10pF
470K
VA1161 20V 10pF
VA1162 20V 10pF
VA1163 20V 10pF
R1159 470K
R1160
EU_OPT
R1161 75
R1162 75
R1163 75
R1164
75
C1143 47pF 50V
L1160
120-ohm
L1161
120-ohm
L1162
120-ohm
L1163
120-ohm
+3.3V_Normal
R1166
R1168
10K
1K
C1144
0.1uF 16V
OPT
EU_OPT
R1167 0
SC1_SOG_IN
C1148 330pF 50V
C1149
330pF
50V
C1150 1000pF
50V
C1151 1000pF 50V
SC1_CVBS_IN
C1152 47pF 50V
OPT
C1153 47pF 50V
OPT
C1154 47pF 50V
R1170 10K
R1169 10K
OPT
EU_OPT
R1165 75
C1145 47pF 50V OPT
C1146 47pF 50V
OPT
OPT
C1147 47pF 50V
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EU_OPT
USB2_DIODES
C1164
0.1uF 50V
EU_OPT
R1251
C1166 330pF
2.2K
EU_OPT
EU_OPT
R1247
10K
EU_OPT
R1248
5.6K
EU_OPT
C1165
EU_OPT
33pF
EU_OPT
R1250 220K
R1249
33K
EU_OPT
CLOSE TO MSTAR
EU_OPT
IC1160
MM1756DURE
6
PS
5
4
1
2
3
EU_OPT
R1173 75
EU_OPT
20V 10pF
EU_OPT
VA1164
IN
GND
BIAS
R1174 15K
EU_OPT
R1175
22
C1157
0.1uF
EU_OPT
C1158
4.7uF
EU_OPT
EU_OPT
R1176
3.9K
SC1_FB
C1167
10uF
16V
C1159
DTV/MNT_R_OUT
SCART1_Rout
0.1uF
EU_OPT
DTV/MNT_VOUT
[SCART AUDIO MUTE]
SC1_ID
DTV/MNT_L_OUT
DTV/MNT_R_OUT
EU_OPT
Q1107
MMBT3904(NXP)
EU_OPT
Q1108
MMBT3904(NXP)
EU_OPT
R1244 2K
EU_OPT
R1245 2K
USB2_NORMAL
3AU04S-305-ZC-(LG)
EU_OPT
MMBT3906(NXP) Q1109
3
2
USB2_NORMAL
JK1106
1234
USB DOWN STREAM
5
1
EU_OPT
R1246 10K
EU_OPT C1163
0.1uF
USB2_NORMAL
R1190 2K 1/8W 5%
+3.5V_ST
USB1_DIODES
+5V_USB
SC1/COMP1_L_IN
SC1/COMP1_R_IN
DTV/MNT_L_OUT
DTV/MNT_R_OUT
USB1_NORMAL
JK1105
1234
USB DOWN STREAM
3AU04S-305-ZC-(LG)
5
USB1_NORMAL
C1117 22uF 10V
R1191 2K 1/8W 5%
SIDE_USB1_DM
SIDE_USB1_DP
USB2_NORMAL
L1140
UBW2012-121F
120OHM
USB2_NORMAL
C1140 22uF 16V
SCART1_MUTE
DSUB_G+
DSUB_R+
OUT_2
OUT_1
NC
FLG
USB2_NORMAL
EAN61849601
IC1107
AP2191DSG
8
7
6
5
USB2_NORMAL
R1192 47
DSUB_VSYNC
DSUB_HSYNC
DSUB_B+
$0.077
1
2
3
4
R1137 75
R1135 75
GND
IN_1
IN_2
EN
USB2_NORMAL
USB2_NORMAL
SIDE_USB2_DM
SIDE_USB2_DP
R1152 22
R1150 22
R1193 10K
R1133 75
C1141 10uF 10V
D1111 20V 10pF
D1112 20V 10pF
BLM18PG121SN1D
USB2_NORMAL
C1142
0.1uF
USB2_OCD
R1154 22
USB2_NORMAL
L1150
D1109 20V 10pF
+5V_Normal
USB2_CTL
R1139
2.2K
C1127
20V 10pF
18pF
D1110
50V
JK1104
SPG09-DB-010
C1128 18pF
LP63xH-ZA
INTERFACE
+5V_Normal
D1115
MMBD6100
A2
C
A1
R1140
2.2K
50V
D1113 20V 10pF
RED2GREEN3BLUE4GND_15DDC_GND
RED_GND7GREEN_GND8BLUE_GND9NC10SYNC_GND
GND_212DDC_DATA13H_SYNC14V_SYNC15DDC_CLOCK
11
6
1
C1129
16V
0.1uF
R1158
RGB_DDC_SCL
RGB_DDC_SDA
+3.3V_Normal
R1146 10K
1K
R1147
100
SHILED
16
DSUB_DET
2012.11.05 11
Page 49
NAND FLASH MEMORY
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
/PF_WP
NAND_FLASH_1G_HYNIX
H27U1G8F2BTR-BC
NC_1
1
NC_2
2
NC_3
3
NC_4
4
NC_5
5
NC_6
6
R/B
7
RE
8
CE
9
NC_7
10
NC_8
11
VCC_1
12
VSS_1
13
NC_9
14
NC_10
15
CLE
16
ALE
17
WE
18
WP
19
NC_11
20
NC_12
21
NC_13
22
NC_14
23
NC_15
24
NAND_FLASH_1G_HYNIX_NEW
EAN35669103
H27U1G8F2CTR-BC
NC_1
1
NC_2
2
NC_3
3
NC_4
4
NC_5
5
NC_6
6
R/B
7
RE
8
CE
9
NC_7
10
NC_8
11
VCC_1
12
VSS_1
13
NC_9
14
NC_10
15
CLE
16
ALE
17
WE
18
WP
19
NC_11
20
NC_12
21
NC_13
22
NC_14
23
NC_15
24
R102
3.3K
EAN35669102
IC102-*1
IC102-*5
/F_RB
/PF_OE
/PF_CE0
IC102
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
NC_7
NC_8
NC_9
1
2
3
4
5
6
RB
7
R
8
E
9
10
11
12
13
14
15
CL
16
AL
17
W
18
WP
19
20
21
22
23
24
NAND01GW3B2CN6E
NAND_FLASH_1G_NUMONYX
EAN60762401
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
RY/BY
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
RY/BY
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VDD_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NAND_FLASH_1G_TOSHIBA
EAN61508001
IC102-*3
TC58NVG0S3ETA0BBBH
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NAND_FLASH_2G_TOSHIBA
EAN60991001
IC102-*7
TC58NVG1S3ETA00
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
+3.3V_Normal
CAP_10uF_X7R
C102
10uF
C103
0.1uF
22
AR101
10V
AR102
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
CAP_10uF_X5R
C102-*1 10uF
NC_29
NC_28
NC_27
NC_26
I/O8
I/O7
I/O6
I/O5
NC_25
NC_24
NC_23
VCC_2
VSS_2
NC_22
NC_21
NC_20
I/O4
I/O3
I/O2
I/O1
NC_19
NC_18
NC_17
NC_16
NC_29
NC_28
NC_27
NC_26
I/O8
I/O7
I/O6
I/O5
NC_25
NC_24
NC_23
VCC_2
VSS_2
NC_22
NC_21
NC_20
I/O4
I/O3
I/O2
I/O1
NC_19
NC_18
NC_17
NC_16
PCM_A[7]
PCM_A[6]
PCM_A[5]
PCM_A[4]
PCM_A[3]
PCM_A[2]
PCM_A[1]
PCM_A[0]
22
10V
85C
VCC_1
VSS_1
NC_10
NC_11
NC_12
NC_13
NC_14
NC_15
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
NC_9
CLE
ALE
WE
WP
PCM_A[0-7]
NAND_FLASH_2G_HYNIX
EAN60708701
IC102-*4
HY27UF082G2B-TPCB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
DIMMING
PWM_DIM
EEPROM
AT24C256C-SSHL-T
GND
Boot from SPI CS1N(EXT_FLASH) 1’b0 Boot from SPI_CS0N(INT_FLASH) 1’b1
(I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0)
MIPS_SPE_NO_EJ : 4’b0100 Boot from MIPS with SPI flash
MIPS_SPI_EJ_1 : 4’b0101 Boot from MIPS with SPI flash MIPS_SPI_EJ_2 : 4’b0110 Boot from MIPS with SPI flash
MIPS_WOS : 4’b1001 Secure MIPS without scramble
AUD_MASTER_CLK
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
R157
CHANGE
<CHIP Config1)>
<CHIP Config>
B51_no_EJ : 4’b0000 Boot from 8051 with SPI flash SB51_WOS : 4’b0001 Secure B51 without scramble
SB51_WS : 4’b0010 Secure B51 with scramble
MIPS_WS : 4’b1010 Scerur MIPS with SCRAMBLE
R148 56
S7LR2_UO4_Divx/MS10
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
0
R115
R125
1K
OPT
OPT
OPT
R116
R126
1K
IC101-*2
LGE2111A-T8
PWM2
1K
1K
+3.3V_Normal
R165
R117
1K
OPT
R118
1K
LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N
LVB0P LVB0N LVB1P LVB1N LVB2P LVB2N LVB3P LVB3N LVB4P LVB4N
LVACKP LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
1K
R124
1K
S7LR2_UO4_Divx/MS10/RM/AVS
AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23
V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24
AE24 AD24 Y23 W24
T25 U23 T24 T23
AUD_SCK AUD_MASTER_CLK_0 PWM1 PWM0
PWM2
LGE2111A-VD
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
IC101-*3
LVACKP LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N
LVB0P
LVB0N
LVB1P
LVB1N
LVB2P
LVB2N
LVB3P
LVB3N
LVB4P
LVB4N
for SYSTEM/HDCP EEPROM&URSA3
AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23
V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24
AE24 AD24 Y23 W24
T25 U23 T24 T23
I2C
+5V_Normal
1K
R140
PCM_D[0-7]
PCM_A[0-14]
R132 10K
R133 10K
/PCM_WAIT
PCM_5V_CTL
MST_NEC_TX MST_NEC_RX
MODEL_OPT_6 MODEL_OPT_7
RGB_DDC_SDA RGB_DDC_SCL
EXT_SPK_DET
+3.3V_Normal
1K
R141
/PCM_REG
/PCM_OE
/PCM_WE
/PCM_IORD
/PCM_IOWR
/PCM_CE
/PCM_IRQA
/PCM_CD
PCM_RST
USB1_OCD
USB1_CTL
MST_TX MST_RX
I2C_SCL I2C_SDA
USB2_OCD
USB2_CTL
EXT_VOL+
EXT_VOL-
PWM0 PWM1 PWM2
SCART1_MUTE(GP4)
R144
PCM_D[0] PCM_D[1] PCM_D[2] PCM_D[3] PCM_D[4]
PCM_D[5] PCM_D[6]
PCM_D[7]
PCM_A[0] PCM_A[1] PCM_A[2] PCM_A[3] PCM_A[4] PCM_A[5] PCM_A[6] PCM_A[7] PCM_A[8] PCM_A[9] PCM_A[10] PCM_A[11] PCM_A[12] PCM_A[13] PCM_A[14]
C109
R119
GPIO199 --> 1K pull-down
+3.5V_ST
2.2K
R145
2.2K
0.1uF
1K
0R180 0R181
EEPROM_SDA EEPROM_SCL
AMP_SDA AMP_SCL
W21
PCMDATA[0]/GPIO126
AA18
PCMDATA[1]/GPIO127
AB22
PCMDATA[2]/GPIO128
AE20
PCMDATA[3]/GPIO120
AA15
PCMDATA[4]/GPIO119
AE21
PCMDATA[5]/GPIO118
AB21
PCMDATA[6]/GPIO117
Y15
PCMDATA[7]/GPIO116
W20
PCMADR[0]/GPIO125
V20
PCMADR[1]/GPIO124
W22
PCMADR[2]/GPIO122
AB18
PCMADR[3]/GPIO121
AA20
PCMADR[4]/GPIO99
AA21
PCMADR[5]/GPIO101
Y19
PCMADR[6]/GPIO102
AB17
PCMADR[7]/GPIO103
Y16
PCMADR[8]/GPIO108
AB19
PCMADR[9]/GPIO110
AB20
PCMADR[10]/GPIO114
AA16
PCMADR[11]/GPIO112
AA19
PCMADR[12]/GPIO104
AC21
PCMADR[13]/GPIO107
AA17
PCMADR[14]/GPIO106
Y20
PCMREG_N/GPIO123
AB15
PCMOE_N/GPIO113
AA22
PCMWE_N/GPIO197
AD22
PCMIORD_N/GPIO111
AD20
PCMIOWR_N/GPIO109
AD21
PCMCE_N/GPIO115
AC20
PCMIRQA_N/GPIO105
Y18
PCMCD_N/GPIO130
Y21
PCMWAIT_N/GPIO100
Y22
PCM_RESET/GPIO129
U21
PCM2_CE_N/GPIO131
V21
PCM2_IRQA_N/GPIO132
R20
PCM2_CD_N/GPIO135
T20
PCM2_WAIT_N/GPIO133
U22
PCM2_RESET/GPIO134
D4
UART1_TX/GPIO43
E4
UART1_RX/GPIO44
N25
UART2_TX/GPIO65
N24
UART2_RX/GPIO64
B8
UART3_TX/GPIO47
A8
UART3_RX/GPIO48
P23
I2C_SCKM2/DDCR_CK/GPIO72
P24
I2C_SDAM2/DDCR_DA/GPIO71
D2
DDCA_DA/UART0_TX
D1
DDCA_CK/UART0_RX
P21
PWM0/GPIO66
N23
PWM1/GPIO67
P22
PWM2/GPIO68
R21
PWM3/GPIO69
P20
PWM4/GPIO70
F6
PWM_PM/GPIO199
H6
SAR0/GPIO31
G5
SAR1/GPIO32
G4
SAR2/GPIO33
J5
SAR3/GPIO34
J4
SAR4/GPIO35
R23
VSYNC_LIKE/GPIO145
R24
SPI1_CK/GPIO201
R25 T21 T22
SPI1_DI/GPIO202 SPI2_CK/GPIO203 SPI2_DI/GPIO204
5V_DET_HDMI_1 5V_DET_HDMI_2 5V_DET_HDMI_4
OPT OPT
SC1/COMP1_DET
TUNER_RESET MODEL_OPT_0
MODEL_OPT_1
MODEL_OPT_2
DEMOD_RESET
R175 10K
+3.5V_ST
R177 10K
PM_MODEL_OPT_0
PM_MODEL_OPT_1
+3.5V_ST
IC104
A0
1
A1
2
A2
3
4
256K
A0’h
$0.16
VCC
8
WP
7
SCL
6
SDA
5
OPT C105
0.1uF
EEPROM_SCL
EEPROM_SDA
IC104-*1
AT24C1024BN-SH-T
NC
1
A1
2
1M
A2
3
GND
4
$0.44
VCC
8
WP
7
SCL
6
SDA
5
PM MODEL OPTION
TACK_KEY(GP4)
LGE2112-T8
S7LR_DIVX_MS10
DSUB_DET
HP_DET
OLP
FRC_RESET
IC101
NF_CE1Z/GPIO138
NF_WPZ/GPIO198
NF_CEZ/GPIO137 NF_CLE/GPIO136 NF_REZ/GPIO139
NF_WEZ/GPIO140
NF_ALE/GPIO141 NF_RBZ/GPIO142
PM_UART_TX/GPIO_PM[1]/GPIO7
PM_UART_RX/GPIO_PM[5]/GPIO11
PM_SPI_SCZ1/GPIO_PM[6]/GPIO12
PM_SPI_SCZ2/GPIO_PM[10]/GPIO16
GPIO_PM[0]/GPIO6
GPIO_PM[2]/GPIO8 GPIO_PM[3]/GPIO9
GPIO_PM[4]/GPIO10
GPIO_PM[7]/GPIO13 GPIO_PM[8]/GPIO14 GPIO_PM[9]/GPIO15
GPIO_PM[11]/GPIO17
PM_SPI_SCK/GPIO1
PM_SPI_CZ0/GPIO_PM[12]/GPIO0
PM_SPI_SDI/GPIO2
PM_SPI_SDO/GPIO3
TS0CLK/GPIO87
TS0VALID/GPIO85
TS0SYNC/GPIO86
TS0DATA_[0]/GPIO77 TS0DATA_[1]/GPIO78 TS0DATA_[2]/GPIO79 TS0DATA_[3]/GPIO80 TS0DATA_[4]/GPIO81 TS0DATA_[5]/GPIO82 TS0DATA_[6]/GPIO83 TS0DATA_[7]/GPIO84
TS1CLK/GPIO98
TS1VALID/GPI96
TS1SYNC/GPIO97
TS1DATA_[0]/GPIO88 TS1DATA_[1]/GPIO89 TS1DATA_[2]/GPIO90 TS1DATA_[3]/GPIO91 TS1DATA_[4]/GPIO92 TS1DATA_[5]/GPIO93 TS1DATA_[6]/GPIO94 TS1DATA_[7]/GPIO95
applied on only SMALL PCB
applied on only 60 PCB
GP4: DEMOD_RESET
AE18 AC17 AD18 AC18 AC19 AD17 AE17 AD19
H5 K6 K5 J6 K4 L6 C2 L5 M6 M5 C1 M4
A2 D3 B2 B1
for SERIAL FLASH
Y14 AA10 Y12
Y13 Y11 AA12 AB12 AA14 AB14 AA13 AB11
AC15 AD15 AC16
AD16 AE15 AE14 AC13 AC14 AD12 AD13 AD14
S7LR_DIVX_MS10
LGE2112-T8
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
CI_TS_DATA[0] CI_TS_DATA[1] CI_TS_DATA[2] CI_TS_DATA[3] CI_TS_DATA[4] CI_TS_DATA[5] CI_TS_DATA[6] CI_TS_DATA[7]
FE_TS_DATA[0] FE_TS_DATA[1] FE_TS_DATA[2] FE_TS_DATA[3] FE_TS_DATA[4] FE_TS_DATA[5] FE_TS_DATA[6] FE_TS_DATA[7]
IC101
SIDE_HP_MUTE(GP4) PANEL_CTL(GP4)
AMP_MUTE(GP4)
LVA0P LVA0N LVA1P LVA1N LVA2P LVA2N LVA3P LVA3N LVA4P LVA4N
LVB0P LVB0N LVB1P LVB1N LVB2P LVB2N LVB3P LVB3N LVB4P LVB4N
LVACKP
LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
/PF_WP /PF_CE0 /PF_CE1 /PF_OE /PF_WE PF_ALE /F_RB
/FLASH_WP
PM_MODEL_OPT_0
SPI_SCK /SPI_CS SPI_SDI SPI_SDO
CI_TS_CLK CI_TS_VAL CI_TS_SYNC
CI_TS_DATA[0-7]
from CI SLOT
FE_TS_CLK FE_TS_VAL_ERR FE_TS_SYNC
FE_TS_DATA[0-7]
Internal demod out
S7LR_DIVX
LGE2111-TE
C7
GPIO36
E6
GPIO37
F5
GPIO38
B6
GPIO39
E5
GPIO40
D5
GPIO41
B7
GPIO42
E7
GPIO45
F7
GPIO46
AB5
GPIO49
AB3
GPIO50
A9
GPIO51
F4
GPIO52
AB1
I2C_SCKM0/GPIO53
N6
I2C_SDAM0/GPIO54
AB2
GPIO73
AC2
GPIO74
AB25 AB23 AC25 AB24 AD25 AC24 AE23 AC23 AC22 AD23
V23 U24 V25 V24 W25 W23 AA23 Y24 AA25 AA24
AE24 AD24 Y23 W24
T25 U23 T24 T23
IC101-*1
RXA0+ RXA0­RXA1+ RXA1­RXA2+ RXA2­RXA3+ RXA3­RXA4+ RXA4-
RXB0+ RXB0­RXB1+ RXB1­RXB2+ RXB2­RXB3+ RXB3­RXB4+ RXB4-
RXACK+ RXACK­RXBCK+ RXBCK-
MODEL_OPT_3 MODEL_OPT_4 MODEL_OPT_5
S2_RESET
LVACKP
LVACKN
LVBCKP
LVBCKN
GPIO196 GPIO193 GPIO194 GPIO195
AB25
LVA0P
AB23
LVA0N
AC25
LVA1P
AB24
LVA1N
AD25
LVA2P
AC24
LVA2N
AE23
LVA3P
AC23
LVA3N
AC22
LVA4P
AD23
LVA4N
V23
LVB0P
U24
LVB0N
V25
LVB1P
V24
LVB1N
W25
LVB2P
W23
LVB2N
AA23
LVB3P
Y24
LVB3N
AA25
LVB4P
AA24
LVB4N
AE24 AD24 Y23 W24
T25 U23 T24 T23
+3.3V_Normal
R109
R107
3.9K
1K
C101
0.1uF
VDD_1
VSS_1
NC_10
/PF_CE1
PF_ALE
/PF_WE
R106
1K
NC_11
NC_12
NC_13
NC_14
NC_15
NAND_FLASH_1G_SS
EAN61857001
IC102-*2
K9F1G08U0D-SCB0
NC_1
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_29
48
NC_28
47
NC_27
46
NC_26
45
I/O7
44
I/O6
43
I/O5
42
I/O4
41
NC_25
40
NC_24
39
NC_23
38
VCC_2
37
VSS_2
36
NC_22
35
NC_21
34
NC_20
33
I/O3
32
I/O2
31
I/O1
30
I/O0
29
NC_19
28
NC_18
27
NC_17
26
NC_16
25
NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
R/B
RE
CE
NC_7
NC_8
VCC_1
VSS_1
NC_9
NC_10
CLE
ALE
WE
WP
NC_11
NC_12
NC_13
NC_14
NC_15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NAND_FLASH_2G_HYNIX_NEW
EAN60708702
IC102-*6
H27U2G8F2CTR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
FLASH/EEPROM/GPIO
2012.11.05 1
Page 50
CI Region
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
* Option name of this page : CI_SLOT (because of Hong Kong)
CI SLOT
+3.3V_Normal
/CI_CD1
CI_TS_DATA[4] CI_TS_DATA[5] CI_TS_DATA[6] CI_TS_DATA[7]
CI_IORD CI_IOWR
CI_MDI[0] CI_MDI[1] CI_MDI[2] CI_MDI[3]
CI_MDI[4] CI_MDI[5] CI_MDI[6] CI_MDI[7]
PCM_RST
/PCM_WAIT
CI_TS_CLK
CI_TS_VAL
CI_TS_SYNC
CI_TS_DATA[0] CI_TS_DATA[1] CI_TS_DATA[2] CI_TS_DATA[3]
CLOSE TO MSTAR
CI_MISTRT
CI_MIVAL_ERR
CI_MCLKI
L1901
BLM18PG121SN1D
REG
+3.3V_CI
C1902
0.1uF
C1914 12pF 50V
/CI_CD2
AR1901
R1902 R1901
R1926
AR1903
+5V_Normal
R1903 10K
C1903
0.1uF 16V
33
R1905
R1906 47 47
33R1925 33
33R1927
33
+5V_Normal
R1904 10K
CI DETECT
CI POWER ENABLE CONTROL
C1905
R1907
C1904
0.1uF 16V
10K
0.1uF
10K
100
/CI_CD2
/CI_CD1
PCM_5V_CTL
R1908 100
C1906 10uF 10V
+5V_Normal
+5V_CI_ON
R1910
C1907
0.1uF 16V
CI_DATA[0-7]
CI_DATA[0] CI_DATA[1] CI_DATA[2]
CI_DET
/PCM_CD
CI_DATA[0-7]
CI_DATA[0-7]
+5V_CI_ON
10K
R1921
CI_ADDR[10]
CI_ADDR[11]
CI_ADDR[9]
CI_ADDR[8] CI_ADDR[13] CI_ADDR[14]
CI_ADDR[12]
CI_ADDR[7]
CI_ADDR[6]
CI_ADDR[5]
CI_ADDR[4]
CI_ADDR[3]
CI_ADDR[2]
CI_ADDR[1]
CI_ADDR[0]
/PCM_CE
CI_OE
CI_WE
CI_ADDR[0-14]
/PCM_IRQA
CI HOST I/F
PCM_A[0]
CI_ADDR[7]
PCM_A[1]
CI_ADDR[6]
PCM_A[2]
CI_ADDR[5]
PCM_A[3]
CI_ADDR[4]
EAG41860102
P1901
CI_SLOT
10067972-000LF
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
0
OPT
52 53 54 55 56 57 58 59
65 66 67 68
CI_SLOT
IC1901
74LVC1G32GW
1B 5 VCC
2A
3GND
2
4Y
R1913 10K
3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 2660 2761 2862 2963 3064 31 32 33 34
69
G1G2
1
+3.3V_CI
R1914 22K
R1922
2.2K
C
Q1901
B
MMBT3904(NXP)
R1924
E
10K
C1911
4.7uF 16V
+3.3V_CI
Q1902
AO3407A
S
R1919
R1917 10K
G
R1920
0.1uF
R1918 47
C1909
D
CI_DATA[3] CI_DATA[4] CI_DATA[5] CI_DATA[6] CI_DATA[7]
47
100
L1902
BLM18PG121SN1D
C1910
0.1uF 16V
CI_DET
CI TS INPUT
CI_MIVAL_ERR
CI_DATA[0-7]
CI_MDI[7] CI_MDI[6] CI_MDI[5]
CI_MDI[4]
CI_MDI[3] CI_MDI[2] CI_MDI[1] CI_MDI[0]
CI_MISTRT
CI_MCLKI
CI_DATA[0-7]
CI_ADDR[8]
CI_ADDR[9] CI_ADDR[10] CI_ADDR[11]
CI_ADDR[12] CI_ADDR[13] CI_ADDR[14]
CI_OE
CI_WE
CI_IORD
CI_IOWR
CI_DATA[0] CI_DATA[1] CI_DATA[2] CI_DATA[3]
CI_DATA[4]
CI_DATA[6] CI_DATA[7]
REG
AR1905
33
AR1906
33
AR1904
33
IC1902
1OE
1
2
3
4
5
6
7
8
9
10
TOSHIBA
0ITO742440D
AR1907
33
AR1908
33
AR1912
33
AR1913
33
AR1909
33
TC74LCX244FT
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
GND
FE_TS_DATA[7] FE_TS_DATA[6] FE_TS_DATA[5] FE_TS_DATA[4]
FE_TS_DATA[3] FE_TS_DATA[2] FE_TS_DATA[1] FE_TS_DATA[0]
FE_TS_SYNC FE_TS_VAL_ERR
FE_TS_CLK
+3.3V_CI
VCC
20
2OE
19
1Y1
18
2A4
17
1Y2
16
2A3
15
1Y3
14
2A2
13
1Y4
12
2A1
11
PCM_D[0] PCM_D[1] PCM_D[2] PCM_D[3]
PCM_D[4] PCM_D[5]CI_DATA[5] PCM_D[6] PCM_D[7]
PCM_A[8] PCM_A[9]
/PCM_WE /PCM_IORD /PCM_IOWR
C1913
0.1uF 16V
PCM_A[10] PCM_A[11]
PCM_A[12] PCM_A[13] PCM_A[14] /PCM_REG
/PCM_OE
FE_TS_DATA[0-7]
CI_ADDR[0]
PCM_A[7]
CI_ADDR[1]
PCM_A[6]
CI_ADDR[2]
PCM_A[5]
CI_ADDR[3]
PCM_A[4]
PCM_D[0-7]
PCM_D[0-7]
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
PCMCI
2012.11.05 19
Page 51
MICOM MODEL OPTION
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
NON_CLOCK
CLOCK
MODEL OPTION
PIN NAME
MODEL1_OPT_0
MODEL1_OPT_2
CLOCK_DET
+3.5V_ST
10K
R302
10K
R303
PIN NO. LOW
10K
CLOCK
R377
HIGH
80
OPT OPT
79MODEL1_OPT_1
OPT
78
NON_CLOCK
69 CLOCK OPT
CLOCK_DET
MODEL1_OPT_2
OPT
CLOCK
CEC_REMOTE_NEC
CEC_ON/OFF
LED_R/BUZZ
UART_SW2
POWER_ON/OFF_1
UART_SW1
UART_DBG_SW
PANEL_CTL
SOC_RESET
POWER_DET
NEC_IR
RL_ON
DBG_SW INV_CTL
Can’t use GPIO - P62, P63
P31/TI03/TO03/INTP4
P77/EX23/KR7/INTP11 P76/EX22/KR6/INTP10
P75/EX21/KR5/INTP9 P74/EX20/KR4/INTP8
P30/INTP3/RTC1HZ
+3.5V_ST
L301
BLM18PG600SN1D
P60/SCL0
P61/SDA0
P64/RD P65/WR0 P66/WR1
P67/ASTB
P73/EX19/KR3 P72/EX18/KR2 P71/EX17/KR1 P70/EX16/KR0
P06/WAIT
P05/CLKOUT
P80/EX0 P81/EX1 P82/EX2 P83/EX3 P84/EX4 P85/EX5 P86/EX6 P87/EX7
EVDD1
X300
10MHz
0.1uF
16V
C304
EVDD0
100
1 2
P62
3
P63
4 5 6 7 8 9 10 11
UPD78F1164GF(S)
12 13 14 15 16 17 18 19
EVSS1
20 21 22 23 24 25 26 27 28 29 30
31
Closed to Crystal
13pF
C305
13pF
C307
1M
R345
FLMD0
R348 100K
0.1uF
16V
C306
P123/XT1
FLMD094P122/X2/EXCLK
P121/X1
REGC97VSS98EVSS099VDD
92
93
95
96
IC301
NEC_MICOM
33
39
40
+3.5V_ST
MICOM_RESET
22R349
TOOL0
P40/TOOL0
RESET91P124/XT2
89
90
41
42
R352 47K
C308
2.2uF 10V
TOOL1
P43/SCK01
P42/TI04/TO04
P41/TOOL1
87
88
86
43
44
45
SW300
JTP-1127WEM
43
P47/INTP2
P46/INTP1/TI05/TO05
P45/SO01
P44/SI01
82
83
84
85
46
47
48
12
P120/INTP0/EXLVI
81
P140/PCLBUZ0/INTP6
80
P141/PCLBUZ1/INTP7
79
P142/SCK20/SCL20
78
P143/SI20/RXD2/SDA20
77
P144/SO20/TXD2
76
P145/TI07/TO07
75
P00/TI00
74
P01/TO00
73
P02/SO10/TXD1
72
P03/SI10/RXD1/SDA10
71
P04/SCK10/SCL10
70
P131/TI06/TO06
69
P130
68
P20/ANI0
67
P21/ANI1
66
P22/ANI2
65
P23/ANI3
64
P24/ANI4
63
P25/ANI5
62
P26/ANI6
61
P27/ANI7
60
P150/ANI8
59
P151/ANI9
58
P152/ANI10
57
P153/ANI11
56
P154/ANI12
55
P155/ANI13
54
P156/ANI14
53
P157/ANI15
52
AVSS
51
50
MODEL1_OPT_2 NEC_DBG_RX NEC_DBG_TX
SUB_AMP_MUTE
NEC_EEPROM_SDA NEC_EEPROM_SCL
CLOCK_DET AMP_MUTE
REAR COMPONENT PHONE JACK
COMPONENT
JK385
PEJ029-02
G_SPRING
8
E_SPRING
3
R_SPRING
4
T_SPRING
5
B_TERMINAL
7
T_TERMINAL
6
ZD385
ZD386
ZD387
ZD388
ZD389
ZD390
+3.3V_Normal
COMPONENT
R385 10K
VA385
5.6V
OPT
R386 1K
COMPONENT
R387 75
COMPONENT
R388 75
COMPONENT
R389 75
COMPONENT
REAR_COMP_Pr+
REAR_COMP_Pb+
REAR_COMP_Y+
REAR_COMP_DET
P50/EX832P51/EX9
P52/EX1034P53/EX1135P54/EX1236P55/EX1337P56/EX1438P57/EX15
P17/EX31/TI02/TO02
P16/EX30/TI01/TO01/INTP5
AMP_RESET
SCART1_MUTE
SIDE_HP_MUTE
AVREF1
P13/EX27/TXD3
P14/EX28/RXD3
P10/EX24/SCK00
P11/EX25/SI00/RXD0
P12/EX26/SO00/TXD0
P15/EX29/RTCDIV/RTCCL
NEC_TX
NEC_RX
EEPROM_SW
MST_NEC_TX
MST_NEC_RX
AVREF0
P110/ANO049P111/ANO1
22R357
10K
IR_OUT_CTRL
R358
KEY1 KEY2
MICOM_RESET
TOOL0
TOOL1
FLMD0
R383
4.7K
+3.5V_ST
R384
4.7K
P300
12507WS-06L
1
2
3
4
5
6
7
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
SUB MICOM
2012.11.05 3
Page 52
FROM LIPS & POWER B/D
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
+3.5V_ST
MMBT3906(NXP)
Q402
3
1
R498
2
R406
4.7K
C
Q401 MMBT3904(NXP)
E
5V
OPT
0.1uF 16V
0.1uF 50V
0.1uF 16V
10K
L404
CB2012PK501T
L407
MLB-201209-0120P-N2
L402
MLB-201209-0120P-N2
RL_ON
+3.5V_ST
R461 10K OPT
R462 10K
+3.5V_ST
+12V/+15V
+24V
R401
B
10K
D401
CB2012PK501T
L408
C406
C418
C404
PWR ON
SMAW200-H18S1
3.5V
3.5V
GND
24V
GND
12V 12V
GND
+12V/+15V
L412
0.015uF
0.01uF
C409
0.015uF 50V
+3.3V_Normal
R419
1K
Q405
C
E
MMBT3904(NXP)
P401
DRV ON
1
2
PDIM#1
3
4
PDIM#2
5
6
GND
7
8
24V
10
9
GND
11
12
12V
13
14
N.C
15
16
GND
17
18
19
.
+3.5V_ST
R426 10K
R421
B
10K
100R408
T120
JP_GND1
JP_GND2
JP_GND3
INV_CTL
PWM_DIM
PWM1
JP_GND4
PANEL_CTL
+1.5V_DDR
+3.5V_ST
L420
BLM18PG121SN1D
C461
10uF
10V
+3.3V_Normal
R429 47K
B
AP7173-SPG-13 HF(DIODES)
R433
10K
C475
0.1uF
16V
R431
22K
C
Q406 MMBT3904(NXP)
E
IN
PG
VCC
EN
0.01uF
1
2
3
1.5A
4
C436 50V
IC407
9
THERMAL
R435
C438
0.1uF 16V
R439
33K
R440
5.6K C
Q407
B
MMBT3904(NXP)
E
22K
C443 10uF
New item
Q409
AO3407A
S
25V
G
Max 1000mA
[EP]
OUT
8
FB
7
SS
6
GND
5
C467 560pF 50V
1%
1/16W
4.7K
R457
4.3K 1/16W
1%
R2
R456
D
C451
0.1uF OPT
R1
PANEL_POWER
C455
R405
0.1uF
2.2K
16V
OPT
R405-*1
C472 22uF 10V
3K
PANEL_DISCHARGE_RES
+1.5V_DDR
PANEL_DISCHARGE_RES
R407
2.2K
OPT
R407-*1 3K
L414
BLM18PG121SN1D
C476
0.1uF 16V
PANEL_VCC
D403 5V
OPT
ST_3.5V--> 3.375V --> 3.46V 12V -->3.58V --> 3.82V (3.68V)
20V-->3.51V --> 3.76V (3.59V) 24V-->3.78V --> 3.92V (3.79V)
C411
0.1uF 16V
+24V
PD_+24V
8.2K1%R482
C412
PD_+24V
0.1uF 16V
PD_+24V
1.5K1%R403
+3.3V_Normal
+3.5V_ST
0.1uF
C435
16V
POWER_ON/OFF_1
+12V/+15V
2.7K
R448
1.21K1%R447
1%
PD_+12V
1/10W
R434
10K
PD_+12V
R443 10K
+3.5V_ST
R450
VCC
0
5%
PD_+3.5V
PWR_DET_ON_SEMI
APX803D29
3
GND
B
PWR_DET_ON_SEMI
VCC
PD_+24V
R404 100K
IC409
1
R438 22K
FET_AOS
R445 100
C
Q400 MMBT3904(NXP)
E
APX803D29
3
GND
RESET
2
R488 100K
IC408
1
C423
4.7uF 16V
FET_AOS
RESET
2
FET_AOS
AO3407A
FET_2.5V R445-*1
2.2K
+3.5V_ST
R402
100
100R480
PD_+24V
Power_DET
Q403
BLM18PG121SN1D
D
S
G
FET_2.5V
C423-*1
2.2uF 10V
C425
0.1uF 16V
R463 10K
OPT
L403
C474
0.1uF
FET_2.5V_DIODE
DMP2130L Q403-*1
S
G
POWER_DET
RESET
PWR_DET_ON_DIODES
RESET
PD_+24V_PWR_DET_DIODES
780 mA
+3.3V_Normal
D
IC408-*1
APX803D29
2
IC409-*1
APX803D29
2
C437 22uF 16V
FET_2.5V_AOS
AO3435 Q403-*2
S
G
VCC
3
1
GND
VCC
3
1
GND
D404 5V OPT
D
+5V_Normal & +5V_USB
CB2012PK501T
+12V/+15V
L401
R410
100K
CHANGE TO
16V/X5R
4.7uF 10V
C480 10uF 16V
C481
PGND
[EP]
C489
0.047uF 25V
VIN
V7V
EN
Vout=0.8*(1+R1/R2)
L406
3.6uH
R427
0
FB10LX11BST
12
13
14
IC401 TPS65281RGV
15
17
16
THERMAL
3
2
1
SS
ROSC
COMP
R411 C482 100pF 50V
OPT
2K
C483
3300pF
50V
SW_IN
RLIM
Vout=0.8*(1+R1/R2)=1.5319
+5V_Normal
R1
+2.5V/+1.8V
+3.3V_Normal
C432
0.1uF 16V
OPT
IN
IC402
TJ1118S-2.5
3
1
300 mA
+2.5V_Normal
OUT
2
GND
C403 10uF 10V
C440
0.1uF 16V
D402 5V OPT
8
7
6
5
SW_OUT
AGND
FAULT
EN_SW
C487 22uF 16V
R424
33K
1%
C486 330pF
R425
OPT
C484 10uF
27K
1%
10V 85C
50V
R422
11K 1%
CAP_10uF_X5R
CHANGE TO
10UF/10V/X5R
+5V_Normal
C484-*1
10uF 10V
CAP_10uF_X7R
R2
R423 10K
+3.3V_Normal
+5V_USB
R420
4.7K
OPT
C485
0.1uF 16V
OPT
USB1_OCD
USB1_CTL
C490 22uF 16V
9
4
R416 20K
S7LR core 1.2V volt
+3.5V_ST
+3.3V_Normal
L413
C431
C430
0.1uF
10uF
16V
10V
Vout=0.827*(1+R1/R2)=1.225V
VIN_1
VIN_2
GND_1
GND_2
R428
10K
EP[GND]
1
2
3
4
THERMAL
17
IC403
TPS54319TRE
5
6
AGND
VSENSE
4A
C447
0.1uF
7
COMP
16V
BOOT14PWRGD15EN16VIN_3
13
12
11
10
9
8
1/16W 330K 5%
RT/CLK
R436 15K
$ 0.165
0.1uF
PH_3
PH_2
PH_1
SS/TR
C441
R442 27K 1/16W 1%
R441 56K 1/16W 1%
+1.10V_VDDC
C444
0.1uF 16V
50V 100pF C439
D405 5V OPT
OLP
only for small(ready)
Not used :
16V
L415
3.6uH
R432
C488
3300pF
3300pF
NR8040T3R6N
C448
50V
C456
C453
22uF
22uF
10V
10V
R1
R2
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
POWER_LARGE
2012.11.05 4
Page 53
+24V
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
C501
0.1uF 50V
L501
UBW2012-121F
+24V_AMP
AMP_MUTE
C502
0.1uF 50V
R500 10K
R501
POWER_DET
L500
C510 330pF 50V
C511 330pF 50V
R509
R510
43
43
C512 1uF 50V
10uH
L502 10uH
L503 10uH
L504 10uH
C513
0.1uF 50V
C514 10uF 35V 3216
C515
0.22uF 50V
C516
0.22uF 50V
C517
0.22uF 50V
C518
0.22uF 50V
C519
0.22uF 50V
C520
0.22uF 50V
L505
CIS21J121
C521 1000pF 50V
C522 1000pF 50V
C523 1000pF 50V
C524 1000pF 50V
+24V_AMP
SPK_L+
SPK_L-
SPK_R+
SPK_R-
SPEAKER_L
SPEAKER_R
SPK_L+
SPK_L-
SPK_R+
SPK_R-
WAFER-ANGLE
4
3
2
1
P501
+3.3V_Normal
VDDDIG1 GNDDIG1
EAPD/FFX4A
TWARNEXT/FFX4B
VREGFILT
AGNDPLL
NC_13 NC_14 NC_15
FFX3A FFX3B
MCLK
0R505
0R506
C503
0.1uF 16V
C504
2.2uF 10V
+3.5V_ST
R502
10K
10K
C
B
E
Q500 MMBT3904(NXP)
OPT
R503
0
R504
100
AUD_MASTER_CLK
AUD_LRCK
AUD_LRCH
AMP_RESET
AMP_SDA
C500 1000pF
AMP_SCL
50V
AUD_SCK
25 26 27 28 29 30 31 32 33 34 35 36
NC_10
NC_11
NC_12
22
23
24
IC500
STA380BWF
40
39
38
37
SDI
RESET
LRCKI
BICKI
NC_9
19
20
21
43
42
41
SDA
PWDN
INTLINE
13
14
15
16
17
18
12GND_REG 11VDD_REG 10 OUT1A
9 GND1 8 VCC1 7 OUT1B 6 OUT2A 5 VCC2 4 GND2 3 OUT2B
49
THERMAL
2 VSS_REG 1VCC_REG
48
47
46
45
44
SA
SCL
[EP]
VDDDIG2
GNDDIG2
+3.3V_Normal
TESTMODE
C505
0.1uF 16V
C506
0.1uF 16V
C507
0.1uF 16V
C508
0.1uF 50V
R507
R508
43
43
C509 1uF 50V
NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
NC_7
NC_8
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
AUDIO AMP
2012.11.05 5
Page 54
CONTROL
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
IR & LED
+3.5V_ST
IR_OUT_RS232C
IR_OUT_HDMI1
R600
R620
KEY1
KEY2
30K
C
Q600
B
2SC3052
E
R622
10K
10K
1%
1%
L601
BLM18PG121SN1D
2SC3052
Q603
R607
4.7K
2SC3052
+3.5V_ST
C
E
Q604
R609
B
4.7K
+3.5V_ST
C
E
+3.5V_ST
B
BLM18PG121SN1D
NEC_IR
R616
C608
C602
0.1uF
0.1uF 16V
R629
C603 1000pF
16V
50V
C606
100pF
LED_R/BUZZ
ZD600
50V
5.48VTO5.76V
1.8K
L602
C609
0.1uF 16V
+3.5V_ST
10K
R617
10K
+3.5V_ST
C
E
R623 47K
L600
BLM18PG121SN1D
R624
47K
B
Q608
2SC3052
P600
12507WR-08L
1
2
3
4
5
6
7
8
9
IR_OUT_HDMI2
IR_OUT_CTRL
IR_OUT_SIDE_HDMI
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
R601
R602
R610
4.7K
C
Q605
2SC3052
2SC3052
Q606
R611
4.7K
E
+3.5V_ST
C
E
30K
30K
C
Q601
B
2SC3052
E
C
Q602
B
2SC3052
E
R618
R619
10K
10K
B
B
EMEA INTERACTIVE
LP63xH-ZA
IR/CONTROL
2012.11.05 6
Page 55
[51Pin LVDS Connector]
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
(For FHD 60/120Hz)
P703
FI-RE51S-HF-J-R1500
FHD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
R706
NON_AUO/NON_HD
R707
NON_AUO/NON_HD
R708
NON_AUO/NON_HD
TXA0N
TXA0P
TXA1N
TXA1P
TXA2N
TXA2P
TXACLKN
TXACLKP
TXA3N
TXA3P
TXA4N
TXA4P
0
TXB0N
TXB0P
TXB1N
TXB1P
TXB2N
TXB2P
TXBCLKN
TXBCLKP
TXB3N
TXB3P
TXB4N
TXB4P
0
0
PANEL_VCC
L702
120-ohm
FHD
C710
0.1uF 16V FHD
LVDS_SEL
+3.3V_Normal
R705
3.3K
R710 10K
OPT
OPT
SCANNING_EN
+3.3V_Normal
OPT R711
3.3K OPC&SCANNING_CTRL
FOR FHD REVERSE(10bit) Change in S7LR
MIRROR
RXA4+
RXA4-
RXA3+
RXA3-
RXACK+
RXACK-
RXA2+
RXA2-
RXA1+
RXA1-
RXA0+
RXA0-
RXB4+
RXB4-
RXB3+
RXB3-
RXBCK+
RXBCK-
RXB2+
RXB2-
RXB1+
RXB1-
RXB0+
RXB0-
RXA0+
RXA0-
RXA1+
RXA1-
RXA2+
RXA2-
RXACK+
RXACK-
RXA3+
RXA3-
RXA4+
RXA4-
RXB0+
RXB0-
RXB1+
RXB1-
RXB2+
RXB2-
RXBCK+
RXBCK-
RXB3+
RXB3-
RXB4+
RXB4-
FOR FHD REVERSE(8bit) Change in S7LR
RXA4+
RXA4-
RXA3+
RXA3-
RXACK+
RXACK-
RXA2+
RXA2-
RXA1+
RXA1-
RXA0+
RXA0-
RXB4+
RXB4-
RXB3+
RXBCK+
RXBCK-
RXB2+
RXB2-
RXB1+
RXB1-
RXB0+
RXB0-
MIRROR
RXA4+
RXA4-
RXA0+
RXA0-
RXA1+
RXA1-
RXA2+
RXA2-
RXACK+
RXACK-
RXA3+
RXA3-
RXB4+
RXB4-
RXB0+
RXB0-RXB3-
RXB1+
RXB1-
RXB2+
RXB2-
RXBCK+
RXBCK-
RXB3+
RXB3-
Pol-change
Pol-change
RXA0-
RXA0+
RXA1-
RXA1+
RXA2-
RXA2+
RXACK-
RXACK+
RXA3-
RXA3+
RXA4-
RXA4+
RXB0-
RXB0+
RXB1-
RXB1+
RXB2-
RXB2+
RXBCK-
RXBCK+
RXB3-
RXB3+
RXB4-
RXB4+
RXA4-
RXA4+
RXA0-
RXA0+
RXA1-
RXA1+
RXA2-
RXA2+
RXACK-
RXACK+
RXA3-
RXA3+
RXB4-
RXB4+
RXB0-
RXB0+
RXB1-
RXB1+
RXB2-
RXB2+
RXBCK-
RXBCK+
RXB3-
RXB3+
Shift
RXA0-
RXA0+
RXA1-
RXA1+
RXA2-
RXA2+
RXACK-
RXACK+
RXA3-
RXA3+
RXA4-
RXA4+
RXB0-
RXB0+
RXB1-
RXB1+
RXB2-
RXB2+
RXBCK-
RXBCK+
RXB3-
RXB3+
RXB4-
RXB4+
[41Pin LVDS Connector]
(For URSA5_M120)
M120
P705
FI-RE41S-HF-J-R1500
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
TXC0N
TXC0P
TXC1N
TXC1P
TXC2N
TXC2P
TXCCLKN
TXCCLKP
TXC3N
TXC3P
TXC4N
TXC4P
TXD0N
TXD0P
TXD1N
TXD1P
TXD2N
TXD2P
TXDCLKN
TXDCLKP
TXD3N
TXD3P
TXD4N
TXD4P
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
LVDS WAFER
2012.11.05 7
Page 56
HDMI_1
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
HDMI_1
HDMI_1
SHIELD
20
19
18
17
16
15
14
13
12
11 10
EAG59023302
JK802
5V_HDMI_1
+5V_Normal
A2
A1
MMBD6100
R884
2.7K
R885
2.7K
C
R888
2.7K
+5V_Normal
A1
C
R889
2.7K
+5V_Normal
A1
C
D821
A2
MMBD6100 D822
A2
MMBD6100 D824
DDC_SDA_1
DDC_SCL_1
DDC_SDA_2
DDC_SCL_2
5V_HDMI_1
R801
Q801EB
VA806
ESD_HDMI
1K
C
VA807
5V_HDMI_1
R802
VA804
1.8K
5V_DET_HDMI_1
ESD_HDMI_VARISTOR
R805
3.3K
VA805
ESD_HDMI
MMBT3904(NXP)
CK+
D0-
9
D0_GND
8
D0+
7
D1-
6
D1_GND
5
D1+
4
D2-
3
D2_GND
2
D2+
1
VA801
ESD_HDMI_VARISTOR
VA801-*1 1uF 10V
ESD_HDMI_CAP
VA804-*1 1uF 10V
ESD_HDMI_CAP
ESD_HDMI_SEMTECH
ESD_HDMI_SEMTECH
ESD_HDMI
D804
RCLAMP0524PA
1 2 3 4 5
D805
RCLAMP0524PA
1 2 3 4 5
5V_HDMI_1
R811
10K
NON_HDMI1_ARC
10 9 8 7 6
10 9 8 7 6
R840
HDMI1_ARC
R841
R808 10K
HPD1
100R818
100R822
DDC_SDA_1
DDC_SCL_1
0
HDMI_ARC
0
IR_OUT_HDMI1
HDMI_CEC
CK-_HDMI1 CK+_HDMI1
D0-_HDMI1 D0+_HDMI1
D1-_HDMI1 D1+_HDMI1
D2-_HDMI1 D2+_HDMI1
TMDS_CH1-
TMDS_CH1+
TMDS_CH2-
TMDS_CH2+
IP4283CZ10-TBA
GND_1
D804-*1
1
2
3
4
5
ESD_HDMI_NXP
For CEC
IP4283CZ10-TBA
TMDS_CH1-
NC_4
10
TMDS_CH1+
NC_3
9
GND_1
GND_2
8
TMDS_CH2-
NC_2
7
NC_1
TMDS_CH2+
6
HDMI_CEC
D805-*1
1
2
3
4
5
ESD_HDMI_NXP
R855 100
D851
D806-*1
IP4283CZ10-TBA
NC_4
TMDS_CH1-
10
NC_3
TMDS_CH1+
9
GND_2
GND_1
8
NC_2
TMDS_CH2-
7
NC_1
6
TMDS_CH2+
ESD_HDMI_NXP
TMDS_CH1-
NC_4
1
10
TMDS_CH1+
NC_3
2
9
GND_1
GND_2
3
8
TMDS_CH2-
NC_2
4
7
TMDS_CH2+
NC_1
5
6
D807-*1
IP4283CZ10-TBA
1
2
3
4
5
ESD_HDMI_NXP
R812 68K
SBD
G
CEC_REMOTE_S7
Q805
BSS83
NC_4
10
NC_3
9
GND_2
8
NC_2
7
NC_1
6
TMDS_CH1-
TMDS_CH1+
TMDS_CH2-
TMDS_CH2+
IP4283CZ10-TBA
GND_1
D808-*1
1
2
3
4
5
ESD_HDMI_NXP
R850 10K
C804
0.1uF 16V
+3.5V_ST
10
9
8
7
6
CEC_ON/OFF
5V_HDMI_2
R816
68K
CEC_REMOTE_NEC
D809-*1
IP4283CZ10-TBA
TMDS_CH1-
NC_4
TMDS_CH1+
NC_3
GND_1
GND_2
TMDS_CH2-
NC_2
TMDS_CH2+
NC_1
1
2
3
4
5
ESD_HDMI_NXP
NC_4
10
NC_3
9
GND_2
8
NC_2
7
NC_1
6
5V_HDMI_4
HDMI_2
SHIELD
HDMI_2
EAG59023302
JK801
Q804
VA814
ESD_HDMI
VA803-*1 1uF 10V
ESD_HDMI_CAP
5V_HDMI_4
R814
1K
C
B
E
1 2 3 4 5
ESD_HDMI_SEMTECH
1 2 3 4 5
ESD_HDMI_SEMTECH
R823
10K
VA815
ESD_HDMI
D808 RCLAMP0524PA
10 9 8 7 6
D809 RCLAMP0524PA
10 9 8 7 6
100R826
100R829
5V_HDMI_4
R821 10K
HPD4
DDC_SDA_4
DDC_SCL_4
IR_OUT_SIDE_HDMI
HDMI_CEC
CK-_HDMI4 CK+_HDMI4
D0-_HDMI4 D0+_HDMI4
D1-_HDMI4 D1+_HDMI4
D2-_HDMI4 D2+_HDMI4
R887
2.7K
R891
2.7K
DDC_SDA_4
DDC_SCL_4
5V_HDMI_2
5V_HDMI_2
20
19
18
17
16
VA808
ESD_HDMI_VARISTOR
R804
1.8K
5V_DET_HDMI_2
R806
3.3K
VA809
ESD_HDMI
MMBT3904(NXP)
ESD_HDMI
C
Q802EB
VA810
R803 1K
15
14
13
12
11
CK+
10
D0-
9
D0_GND
8
D0+
7
D1-
6
D1_GND
5
D1+
4
D2-
3
D2_GND
2
D2+
1
VA802
ESD_HDMI_VARISTOR
VA808-*1 1uF 10V
ESD_HDMI_CAP
VA802-*1 1uF 10V
ESD_HDMI_CAP
R810
10K
VA811
ESD_HDMI
D806 RCLAMP0524PA
1 2 3 4 5
ESD_HDMI_SEMTECH
D807 RCLAMP0524PA
1 2 3 4 5
ESD_HDMI_SEMTECH
5V_HDMI_2
10 9 8 7 6
10 9 8 7 6
R809 10K
HPD2
100R824
100R825
DDC_SDA_2
DDC_SCL_2
IR_OUT_HDMI2
HDMI_CEC
CK-_HDMI2 CK+_HDMI2
D0-_HDMI2 D0+_HDMI2
D1-_HDMI2 D1+_HDMI2
D2-_HDMI2 D2+_HDMI2
SIDE_HDMI
BODY_SHIELD
20
19
18
17
16
15
14
13
12
11 10
EAG62611204
HDMI_SIDE
JK803
5V_HDMI_4
5V_DET_HDMI_4
VA813
ESD_HDMI
MMBT3904(NXP)
1.8KR815
VA812
ESD_HDMI_VARISTOR
R817
3.3K
CK+
D0-
9
D0_GND
8
D0+
7
D1-
6
D1_GND
5
D1+
4
D2-
3
D2_GND
2
D2+
1
VA803
ESD_HDMI_VARISTOR
VA812-*1 1uF 10V ESD_HDMI_CAP
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
HDMI
2012.11.05 8
Page 57
RS232C
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
C1000
0.33uF
C1001
C1002
C1003
C1004
0.1uF
0.1uF
0.1uF
0.1uF
DOUT2
RIN2
10
5
IR_OUT_RS232C
+3.5V_ST
+3.5V_ST
D1002
R1004
IC1000
MAX3232CDR
C1+
1
V+
2
C1-
3
C2+
4
C2-
5
V-
6
7
8
EAN41348201
VCC
16
GND
15
DOUT1
14
RIN1
13
ROUT1
12
DIN1
11
DIN2
10
ROUT2
9
C1005
0.1uF
+3.5V_ST
R1005
4.7K
R1006
4.7K
UART_RX
UART_TX
1SS355
90V
1K
9
8
7
6
SPG09-DB-009
JK1000
4
3
2
1
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
RS232C_9PIN
2012.11.05 10
Page 58
+1.5V_DDR
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
R1201
R1202
1K 1%
0.1uF
1K 1%
C1201
CLose to DDR3
A-MVREFCA
A-MVREFDQ
+1.5V_DDR
C1202
A-MA14
1000pF
A-MVREFDQ
R1203
240
1%
+1.5V_DDR
R1204
R1205
CLose to Saturn7M IC
EAN61828901
H5TQ1G63DFR-H9C
DDR_1333_HYNIX
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
1K 1%
1K 1%
C1203
IC1201
0.1uF
C1204
1000pF
A10/AP
A12/BC
RESET
DQSL DQSL
DQSU DQSU
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
NC_5
DMU
1000pF
C1249
+1.5V_DDR
0.1uF
C1250
R1227
1K 1%
R1228
1K 1%
+1.5V_DDR
+1.5V_DDR
DDR3 1.5V By CAP - Place these Caps near Memory
DDR3 1.5V By CAP - Place these Caps near Memory
A-MVREFCA
C1235
0.1uF
C1205
10uF
C1206
0.1uF
C1207
0.1uF
C1208
0.1uF
C1210
0.1uF
C1211
0.1uF
C1212
0.1uF
C1213
0.1uF
C1214
0.1uF
C1215
0.1uF
C1216
0.1uF
C1217
0.1uF
C1218
0.1uF
C1219
0.1uF
C1220
0.1uF
C1221
0.1uF
C1222
0.1uF
C1223
0.1uF
C1224
0.1uF
0.1uF
C1227
0.1uF
C1228
0.1uF
C1229
0.1uF
C1230
0.1uF
C1231
0.1uF
C1232
0.1uF
C1233
C1234
0.1uF
0.1uF
C1236
0.1uF
C1237
Close to DDR Power Pin
IC101
LGE2112-T8
S7LR_DIVX_MS10
A-MA0
A-MA10 A-MA11 A-MA12 A-MA13 A-MA14
A-MBA0 A-MBA1 A-MBA2
A-MCK
A-MCKB
A-MCKE
A-MODT A-MRASB A-MCASB
A-MWEB
A-MRESETB
A-MDQSL
A-MDQSLB
A-MDQSU
A-MDQSUB
A-MDML
A-MDMU
A-MDQL0
A-MDQL1 A-MDQL2 A-MDQL3 A-MDQL4 A-MDQL5 A-MDQL6 A-MDQL7
A-MDQU0 A-MDQU1 A-MDQU2 A-MDQU3 A-MDQU4 A-MDQU5 A-MDQU6 A-MDQU7
A-MA1 A-MA2 A-MA3 A-MA4 A-MA5 A-MA6 A-MA7 A-MA8 A-MA9
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7 R7
A11
N7 T3
A13
A-MA0 A-MA1 A-MA2 A-MA3 A-MA4 A-MA5 A-MA6 A-MA7 A-MA8 A-MA9 A-MA10 A-MA11 A-MA12 A-MA13
M7
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
F3 G3
C7 B7
E7
DML
D3
E3 F7 F2 F8 H3 H8 G2 H7
D7 C3 C8 C2 A7 A2 B8 A3
A-MBA0 A-MBA1 A-MBA2
A-MCKE
A-MODT A-MRASB A-MCASB
A-MWEB
561%R1235
561%R1236
R1231 10K
A-MCK
C1209
0.01uF 50V
A-MCKB
+1.5V_DDR
A-MRESETB
A-MDQSL
A-MDQSLB
A-MDQSU A-MDQSUB
A-MDML A-MDMU
A-MDQL0 A-MDQL1 A-MDQL2 A-MDQL3 A-MDQL4 A-MDQL5 A-MDQL6 A-MDQL7 B-MDQL7
A-MDQU0 A-MDQU1 A-MDQU2 A-MDQU3 A-MDQU4 A-MDQU5 A-MDQU6 A-MDQU7
A11 C14 B11
F12
C15
E12 A14 D11 B14 D12 C16 C13 A15
E11 B13
F13 B15
E13
C17 A17 B16
E14 B12 A12 C12
F11
B19 C18
B18 A18
E15 A21
D17 G15 B21
F15 B22
F14 A22 D15
G16 B20
F16 C21
E16 A20 D16 C20
A_DDR3_A[0] A_DDR3_A[1] A_DDR3_A[2] A_DDR3_A[3] A_DDR3_A[4] A_DDR3_A[5] A_DDR3_A[6] A_DDR3_A[7] A_DDR3_A[8] A_DDR3_A[9] A_DDR3_A[10] A_DDR3_A[11] A_DDR3_A[12] A_DDR3_A[13] A_DDR3_A[14]
A_DDR3_BA[0] A_DDR3_BA[1] A_DDR3_BA[2]
A_DDR3_MCLK A_DDR3_MCLKZ A_DDR3_MCLKE
A_DDR3_ODT A_DDR3_RASZ A_DDR3_CASZ A_DDR3_WEZ
A_DDR3_RESET
A_DDR3_DQSL A_DDR3_DQSLB
A_DDR3_DQSU A_DDR3_DQSUB
A_DDR3_DQML A_DDR3_DQMU
A_DDR3_DQL[0] A_DDR3_DQL[1] A_DDR3_DQL[2] A_DDR3_DQL[3] A_DDR3_DQL[4] A_DDR3_DQL[5] A_DDR3_DQL[6] A_DDR3_DQL[7]
A_DDR3_DQU[0] A_DDR3_DQU[1] A_DDR3_DQU[2] A_DDR3_DQU[3] A_DDR3_DQU[4] A_DDR3_DQU[5] A_DDR3_DQU[6] A_DDR3_DQU[7]
B_DDR3_A[0] B_DDR3_A[1] B_DDR3_A[2] B_DDR3_A[3] B_DDR3_A[4] B_DDR3_A[5] B_DDR3_A[6] B_DDR3_A[7] B_DDR3_A[8]
B_DDR3_A[9] B_DDR3_A[10] B_DDR3_A[11] B_DDR3_A[12] B_DDR3_A[13] B_DDR3_A[14]
B_DDR3_BA[0] B_DDR3_BA[1] B_DDR3_BA[2]
B_DDR3_MCLK B_DDR3_MCLKZ B_DDR3_MCLKE
B_DDR3_ODT B_DDR3_RASZ B_DDR3_CASZ
B_DDR3_WEZ
B_DDR3_RESET
B_DDR3_DQSL
B_DDR3_DQSLB
B_DDR3_DQSU
B_DDR3_DQSUB
B_DDR3_DQML B_DDR3_DQMU
B_DDR3_DQL[0] B_DDR3_DQL[1] B_DDR3_DQL[2] B_DDR3_DQL[3] B_DDR3_DQL[4] B_DDR3_DQL[5] B_DDR3_DQL[6] B_DDR3_DQL[7]
B_DDR3_DQU[0] B_DDR3_DQU[1] B_DDR3_DQU[2] B_DDR3_DQU[3] B_DDR3_DQU[4] B_DDR3_DQU[5] B_DDR3_DQU[6] B_DDR3_DQU[7]
B23 D25 F22 G22 E24 F21 E23 D22 D24 D21 C24 C25 F23 E21 D23
G20 F24 F20
G25 G23 F25
D20 B25 B24 A24
E20
K24 K25
J21 J20
H24 L20
L23 J24 L24 J23 M24 H23 M23 K23
G21 L22 H22 K20 H20 L21 H21 K21
B-MA0 B-MA1 B-MA2 B-MA3 B-MA4 B-MA5 B-MA6 B-MA7 B-MA8 B-MA9 B-MA10 B-MA11 B-MA12 B-MA13 B-MA14
B-MBA0 B-MBA1 B-MBA2
B-MCK B-MCKB B-MCKE
B-MODT B-MRASB B-MCASB B-MWEB
B-MRESETB
B-MDQSL B-MDQSLB
B-MDQSU B-MDQSUB
B-MDML B-MDMU
B-MDQL0 B-MDQL1 B-MDQL2 B-MDQL3 B-MDQL4 B-MDQL5 B-MDQL6 B-MDQL7
B-MDQU0 B-MDQU1 B-MDQU2 B-MDQU3 B-MDQU4 B-MDQU5 B-MDQU6 B-MDQU7
B-MCKB
+1.5V_DDR
B-MCK
C1240
0.01uF 50V
1%
1%
10KR1232
B-MRESETB
B-MDQSLB
B-MDQSUB
B-MA0 B-MA1 B-MA2 B-MA3 B-MA4 B-MA5 B-MA6 B-MA7 B-MA8
B-MA9 B-MA10 B-MA11 B-MA12 B-MA13
56
56
B-MODT B-MRASB B-MCASB
B-MWEB
B-MDQSL
B-MDQSU
B-MDML
B-MDMU
B-MDQL0 B-MDQL1 B-MDQL2 B-MDQL3 B-MDQL4 B-MDQL5 B-MDQL6
B-MDQU0 B-MDQU1 B-MDQU2 B-MDQU3 B-MDQU4 B-MDQU5 B-MDQU6 B-MDQU7
R1237
B-MCKE
R1238
B-MBA0 B-MBA1 B-MBA2
0.1uF
0.1uF
0.1uF
C1238
C1239
Close to DDR Power Pin
0.1uF
0.1uF
C1241
C1243
C1242
H5TQ1G63DFR-H9C
DDR_1333_HYNIX
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
0.1uF
C1244
EAN61828901
IC1202
0.1uF
C1245
VREFCA
VREFDQ
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
NC_1 NC_2 NC_3 NC_4 NC_6
+1.5V_DDR
R1224
1K 1%
B-MVREFCA
0.1uF
10uF
C1246
1000pF
C1247
C1248
CLose to Saturn7M IC
M8
H1
L8
ZQ
B2 D9 G7 K2 K8 N1 N9 R1 R9
A1 A8 C1 C9 D2 E9 F1 H2 H9
J1 J9 L1 L9 T7
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
B1 B9 D1 D8 E2 E8 F9 G1 G9
R1226
240 1%
B-MVREFCA
B-MVREFDQ
+1.5V_DDR
B-MA14
B-MVREFDQ
R1225
1K 1%
CLose to DDR3
EAN61836301
DDR_1G_1600_SS
IC1201-*2
K4B1G1646G-BCK0
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
VREFCA
VREFDQ
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
NC_1 NC_2 NC_3 NC_4 NC_6
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8
VSS_9 VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
EAN61836301
DDR_1G_1600_SS
IC1202-*2
K4B1G1646G-BCK0
M8
N3 P7 P3
H1
N2 P8 P2
L8
R8
ZQ
R2 T8
B2
R3
D9
L7
G7
R7
K2
N7
K8
T3 N1 N9
M7 R1 R9
M2
N8
M3 A1 A8
J7
C1
K7
C9
K9 D2 E9
L2 F1
K1 H2
J3 H9
K3
L3 J1 J9
T2 L1 L9 T7
F3
G3
A9
C7 B3
B7 E1 G8
E7 J2
D3 J8 M1
E3 M9
F7 P1
F2 P9
F8 T1
H3 T9
H8
G2
H7 B1 B9
D7 D1
C3 D8
C8 E2
C2 E8
A7 F9
A2 G1
B8 G9
A3
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
EAN61829201
DDR_2G_1600_HYNIX
IC1201-*3
H5TQ2G63BFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
A15
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
VREFCA
VREFDQ
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
NC_1 NC_2 NC_3 NC_4 NC_6
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8
VSS_9 VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
M8
H1
L8
ZQ
B2 D9 G7 K2 K8 N1 N9 R1 R9
A1 A8 C1 C9 D2 E9 F1 H2 H9
J1 J9 L1 L9 T7
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
B1 B9 D1 D8 E2 E8 F9 G1 G9
DDR_2G_1600_HYNIX
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EAN61829201
IC1202-*3
H5TQ2G63BFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
A15
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61848801
DDR_2G_1600_SS
IC1201-*1
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
K4B2G1646C-HCK0
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61848801
DDR_2G_1600_SS
IC1202-*1
K4B2G1646C-HCK0
M8
N3
VREFCA
P7 P3
H1
N2
VREFDQ
P8 P2
L8
R8
ZQ
R2 T8
B2
R3
VDD_1
D9
L7
VDD_2
G7
R7
VDD_3
K2
N7
VDD_4
K8
T3
VDD_5
N1
VDD_6
N9
M7
VDD_7
R1
VDD_8
R9
M2
VDD_9
N8 M3
A1
VDDQ_1
A8
J7
VDDQ_2
C1
K7
VDDQ_3
C9
K9
VDDQ_4
D2
VDDQ_5
E9
L2
VDDQ_6
F1
K1
VDDQ_7
H2
J3
VDDQ_8
H9
K3
VDDQ_9
L3
J1
NC_1
J9
T2
NC_2
L1
NC_3
L9
NC_4
T7
F3
NC_6
G3
A9
C7
VSS_1
B3
B7
VSS_2
E1
VSS_3
G8
E7
VSS_4
J2
D3
VSS_5
J8
VSS_6
M1
E3
VSS_7
M9
F7
VSS_8
P1
F2
VSS_9
P9
F8
VSS_10
T1
H3
VSS_11
T9
H8
VSS_12
G2 H7
B1
VSSQ_1
B9
D7
VSSQ_2
D1
C3
VSSQ_3
D8
C8
VSSQ_4
E2
C2
VSSQ_5
E8
A7
VSSQ_6
F9
A2
VSSQ_7
G1
B8
VSSQ_8
G9
A3
VSSQ_9
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
H5TQ1G63EFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
NC_7
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61829003
DDR_1600_HYNIX_NEW
IC1201-*4
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
H5TQ1G63EFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
NC_7
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61829003
DDR_1600_HYNIX_NEW
IC1202-*4
EAN61859501
DDR_1600_NANYA_NEW
IC1201-*5
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
NT5CB64M16DP-DH
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12
T3
NC_6
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
VREFCA
VREFDQ
ZQ
VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9
VDDQ_1 VDDQ_2 VDDQ_3 VDDQ_4 VDDQ_5 VDDQ_6 VDDQ_7 VDDQ_8 VDDQ_9
NC_1 NC_2 NC_3 NC_4 NC_7
VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8
VSS_9 VSS_10 VSS_11 VSS_12
VSSQ_1 VSSQ_2 VSSQ_3 VSSQ_4 VSSQ_5 VSSQ_6 VSSQ_7 VSSQ_8 VSSQ_9
EAN61859501
DDR_1600_NANYA_NEW
IC1202-*5
NT5CB64M16DP-DH
M8
N3 P7 P3
H1
N2 P8 P2
L8
R8 R2 T8
B2
R3
D9
L7
G7
R7
K2
N7
K8
T3 N1 N9
M7 R1 R9
M2
N8
M3 A1 A8
J7 C1
K7 C9
K9 D2 E9
L2 F1
K1 H2
J3 H9
K3
L3 J1 J9
T2 L1 L9 T7
F3
G3
A9
C7 B3
B7 E1 G8
E7 J2
D3 J8 M1
E3 M9
F7 P1
F2 P9
F8 T1
H3 T9
H8
G2
H7 B1 B9
D7 D1
C3 D8
C8 E2
C2 E8
A7 F9
A2 G1
B8 G9
A3
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12
K8
VDD_5
NC_6
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
RAS
VDDQ_8
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_7
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
DDR_2G_1600_HYNIX_NEW
H5TQ2G63DFR-PBC
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61829203
IC1201-*6
EAN61829203
DDR_2G_1600_HYNIX_NEW
IC1202-*6
H5TQ2G63DFR-PBC
M8
N3
VREFCA
P7 P3
H1
N2
VREFDQ
P8 P2
L8
R8
ZQ
R2 T8
B2
R3
VDD_1
D9
L7
VDD_2
G7
R7
VDD_3
K2
N7
VDD_4
K8
T3
VDD_5
N1
VDD_6
N9
M7
VDD_7
R1
VDD_8
R9
M2
VDD_9
N8
M3
A1
VDDQ_1
A8
J7
VDDQ_2
C1
K7
VDDQ_3
C9
K9
VDDQ_4
D2
VDDQ_5
E9
L2
VDDQ_6
F1
K1
VDDQ_7
H2
J3
VDDQ_8
H9
K3
VDDQ_9
L3
J1
NC_1
J9
T2
NC_2
L1
NC_3
L9
NC_4
T7
F3
NC_6
G3
A9
C7
VSS_1
B3
B7
VSS_2
E1
VSS_3
G8
E7
VSS_4
J2
D3
VSS_5
J8
VSS_6
M1
E3
VSS_7
M9
F7
VSS_8
P1
F2
VSS_9
P9
F8
VSS_10
T1
H3
VSS_11
T9
H8
VSS_12
G2 H7
B1
VSSQ_1
B9
D7
VSSQ_2
D1
C3
VSSQ_3
D8
C8
VSSQ_4
E2
C2
VSSQ_5
E8
A7
VSSQ_6
F9
A2
VSSQ_7
G1
B8
VSSQ_8
G9
A3
VSSQ_9
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
K4B2G1646E-BCK0
N3
A0
P7
A1
P3
A2
N2
A3
P8
A4
P2
A5
R8
A6
R2
A7
T8
A8
R3
A9
L7
A10/AP
R7
A11
N7
A12/BC
T3
A13
M7
NC_5
M2
BA0
N8
BA1
M3
BA2
J7
CK
K7
CK
K9
CKE
L2
CS
K1
ODT
J3
RAS
K3
CAS
L3
WE
T2
RESET
F3
DQSL
G3
DQSL
C7
DQSU
B7
DQSU
E7
DML
D3
DMU
E3
DQL0
F7
DQL1
F2
DQL2
F8
DQL3
H3
DQL4
H8
DQL5
G2
DQL6
H7
DQL7
D7
DQU0
C3
DQU1
C8
DQU2
C2
DQU3
A7
DQU4
A2
DQU5
B8
DQU6
A3
DQU7
EAN61848802
DDR_2G_1600_SS_NEW
IC1201-*7
EAN61848802
DDR_2G_1600_SS_NEW
IC1202-*7
K4B2G1646E-BCK0
M8
N3
VREFCA
P7 P3
H1
N2
VREFDQ
P8 P2
L8
R8
ZQ
R2 T8
B2
R3
VDD_1
D9
L7
VDD_2
G7
R7
VDD_3
K2
N7
VDD_4
K8
T3
VDD_5
N1
VDD_6
N9
M7
VDD_7
R1
VDD_8
R9
M2
VDD_9
N8
M3
A1
VDDQ_1
A8
J7
VDDQ_2
C1
K7
VDDQ_3
C9
K9
VDDQ_4
D2
VDDQ_5
E9
L2
VDDQ_6
F1
K1
VDDQ_7
H2
J3
VDDQ_8
H9
K3
VDDQ_9
L3
J1
NC_1
J9
T2
NC_2
L1
NC_3
L9
NC_4
T7
F3
NC_6
G3
A9
C7
VSS_1
B3
B7
VSS_2
E1
VSS_3
G8
E7
VSS_4
J2
D3
VSS_5
J8
VSS_6
M1
E3
VSS_7
M9
F7
VSS_8
P1
F2
VSS_9
P9
F8
VSS_10
T1
H3
VSS_11
T9
H8
VSS_12
G2 H7
B1
VSSQ_1
B9
D7
VSSQ_2
D1
C3
VSSQ_3
D8
C8
VSSQ_4
E2
C2
VSSQ_5
E8
A7
VSSQ_6
F9
A2
VSSQ_7
G1
B8
VSSQ_8
G9
A3
VSSQ_9
M8
VREFCA
A0 A1 A2
H1
VREFDQ
A3 A4 A5
L8
ZQ
A6 A7 A8
B2
VDD_1
A9
D9
VDD_2
A10/AP
G7
VDD_3
A11
K2
VDD_4
A12/BC
K8
VDD_5
A13
N1
VDD_6
N9
VDD_7
NC_5
R1
VDD_8
R9
VDD_9
BA0 BA1 BA2
A1
VDDQ_1
A8
VDDQ_2
CK
C1
VDDQ_3
CK
C9
VDDQ_4
CKE
D2
VDDQ_5
E9
VDDQ_6
CS
F1
VDDQ_7
ODT
H2
VDDQ_8
RAS
H9
VDDQ_9
CAS WE
J1
NC_1
J9
NC_2
RESET
L1
NC_3
L9
NC_4
T7
NC_6
DQSL DQSL
A9
VSS_1
DQSU
B3
VSS_2
DQSU
E1
VSS_3
G8
VSS_4
DML
J2
VSS_5
DMU
J8
VSS_6
M1
VSS_7
DQL0
M9
VSS_8
DQL1
P1
VSS_9
DQL2
P9
VSS_10
DQL3
T1
VSS_11
DQL4
T9
VSS_12
DQL5 DQL6 DQL7
B1
VSSQ_1
B9
VSSQ_2
DQU0
D1
VSSQ_3
DQU1
D8
VSSQ_4
DQU2
E2
VSSQ_5
DQU3
E8
VSSQ_6
DQU4
F9
VSSQ_7
DQU5
G1
VSSQ_8
DQU6
G9
VSSQ_9
DQU7
EMEA INTERACTIVE
LP63xH-ZA
DDR
2012.11.05 12
Page 59
/FLASH_WP
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
/SPI_CS
SPI_SDO
S_FLASH_MAIN_MACRONIX
MX25L8006EM2I-12G
CS#
1
SO/SIO1
2
WP#
3
GND
4
S_FLASH_MAIN_WINBOND
W25Q80BVSSIG
CS
1
DO[IO1]
2
%WP[IO2]
3
GND
4
IC1300
IC1300-*1
8
7
6
5
8
7
6
5
VCC
HOLD#
SCLK
SI/SIO0
VCC
HOLD[IO3]
CLK
DI[IO0]
+3.3V_Normal
C1300
0.1uF
SPI_SCK
SPI_SDI
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
S-FLASH
2012.11.05 13
Page 60
EXT_SPK AMP
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
+12V/+15V
UART/I2C SWITCH
SUB_AMP_MUTE
AMP_RESET
EXT_AMP_L
EXT_AMP_R
EXT_SPK
10K
R1778
B
+3.5V_ST
EXT_SPK
R1776 100
R1777 10K
EXT_SPK
C
EXT_SPK
Q1700 MMBT3904(NXP)
E
C1732
1uF 10V
EXT_SPK EXT_SPK
C1733
1uF 10V
EXT_SPK
C1734
EXT_SPK
C1735
1uF 50V
1uF 50V
C1736
EXT_SPK
10uF
L1710
EXT_SPK
PVCCL_1
PVCCL_2
MUTE
BYPASS
AGND_1
AGND_2
PVCCR_1
VCLAMP
PVCCR_2
C1737
0.1uF 16V
25V
EXT_SPK
BLM18PG121SN1D
IC1700
TPA3124D2PWPR
1
SD
2
3
4
LIN
5
RIN
6
7
8
9
10
11
12
EXT_SPK
L1711
EXT_SPK
C1738
0.1uF 16V
EXT_SPK
UART_SW1
L
C1710
0.1uF
H
+3.5V_ST
C1739
C1740 10uF 25V
EXT_SPK
R1781 10K OPT
R1783 10K
EXT_SPK
EXT_SPK
C1741
0.1uF 16V
EXT_SPK
EXT_SPK
R1782 10K
OPT
R1784 10K
EXT_SPK
R1779
4.7K
R1780
4.7K
EXT_SPK
C1743 1uF 50V
EXT_SPK
C1745 1uF 50V
EXT_SPK
C1744
0.47uF 50V
EXT_SPK
C1746
0.47uF 50V
EXT_SPK
C1747 100uF
25V
C1748 100uF
25V
EXT_SPK
EXT_SPK
10K
R1790
EXT_SPK
10K
R1791
EXT_SPK_L
EXT_SPK_R
MST_TX
MST_RX
10uF 25V
OPT
PGNDL_2
24
PGNDL_1
23
LOUT
22
21
20
19
18
17
16
15
14
13
BSL
AVCC_2
AVCC_1
GAIN0
GAIN1
BSR
ROUT
PGNDR_2
PGNDR_1
C1742
0.22uF 50V
EXT_SPK
EXT_SPK
C1749
0.22uF 50V
EXT_SPK
L1712
22.0uH
L1713
22.0uH
EXT_SPK
A - B0 A - B1
SELECT
SELECT
VCC
VCC
CONNECTION
R1720 100
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
MSTAR ADJ
MSTAR DEBUG
IC1703
1
2
3
IC1704
1
2
3
UART_SW2
L H
UART_SW1
B1
GND
B0
B1
GND
B0
MST_DBG_TX
UART_TX
MST_DBG_RX
UART_RX
NEC_RX
NEC_TX
C1712
0.1uF
+3.5V_ST
A - B0 A - B1
CONNECTION
INTERACTIVE
NEC USB_DOWNLOAD
R1728 100
NLASB3157DFT2G
SELECT
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
EAN38256201
NLASB3157DFT2G
SELECT
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
EAN38256201
IC1707
IC1708
UART_SW2
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
MST_NEC_TX
UART_RX
MST_NEC_RX
UART_TX
EXT_SPK_CONTROL/DEBUG
+3.5V_ST
JK1701
PEJ027-04
3
E_SPRING
6A T_TERMINAL1
7A B_TERMINAL1
4 R_SPRING
5 T_SPRING
7B B_TERMINAL2
6B T_TERMINAL2
C1705
0.1uF SELECT
VCC
SELECT
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
EXT_SPK OUT
EXT_SPK
JK1700
PEJ034-01
3
4
5
7B
6B
E_SPRING
R_SPRING
T_SPRING
B_TERMINAL2
T_TERMINAL2
+3.3V_Normal
EXT_SPK
R1771 100K
OPT
C1730 1uF
EXT_SPK
IC1701
EAN38256201
IC1702
EAN38256201
100R1772
C1731 1uF
OPT
DBG_SW
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
EXT_SPK_DET
EXT_SPK_R
EXT_SPK_L
+3.5V_ST
+3.5V_ST
R1709
3.6K
R1710
3.6K
EXT_VOL+
DBG_TX
EXT_VOL-
DBG_RX
DBG_SW
CONNECTION A - B0 A - B1
DEBUG_NEC/MSTAR
EXT_SPK CONTROL
DBG_RX
DBG_TX
UART_SW
+3.5V_ST
C1711
0.1uF
SELECT
SELECT
A - B0 A - B1
VCC
CONNECTION
R1721 100
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
VCC
5
A
4
NEC DEBUG
MSTAR DEBUG
IC1705
EAN38256201
IC1706
EAN38256201
UART_DBG_SW
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
+3.5V_ST
R1724
4.7K
MST_DBG_TX
NEC_DBG_TX
MST_DBG_RX
NEC_DBG_RX
L H
EEPROM_SCL
EEPROM_SDA
EEPROM_SW
L H
C1713
0.1uF
+3.5V_ST
A - B0 A - B1
CONNECTION
NEC-EEPROM
MSTAR-EEPROM
SELECT
VCC
SELECT
VCC
R1731
22
C1714 1uF 50V
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
NLASB3157DFT2G
6
ON SEMICONDUCTOR
ANALOG SWITCH
5
A
4
EAN38256201
IC1709
IC1710
EEPROM_SW
B1
1
GND
2
B0
3
B1
1
GND
2
B0
3
I2C_SCL
NEC_EEPROM_SCL
I2C_SDA
NEC_EEPROM_SDA
L H
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
EMEA INTERACTIVE
LP63xH-ZA
EXT SPK
2012.11.05 17
Page 61
ETHERNET
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
* H/W option : ETHERNET
JK2100-*1
RJ45VT-01SN002
1
1
2
2
3
3
4
ETHERNET_XML_EMI
4
5
5
6
6
7
7
8
8
9
9
JK2100
XRJV-01V-0-D12-080
ETHERNET_XMULTIPLE
9
9
+2.5V_Normal
ETHERNET
L2101
BLM18PG121SN1D
1
2
3
4
5
6
7
8
ETHERNET
C2104
0.01uF 50V
ETHERNET
ETHERNET
ETHERNET
ETHERNET
R2101
49.9
R2102
49.9
R2103
49.9
R2104
49.9
C2101
0.1uF
ETHERNET
C2102
0.1uF
ETHERNET
EPHY_TP
EPHY_TN
EPHY_RP
EPHY_RN
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LP63xH-ZA
LAN 21
2012/11/05
Page 62
SI2156_DVB_1INPUT_H
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
TU2602 TDSS-G201D
B1
TU_CHINA
B1
28
SHIELD
12
SHIELD
TU2603-*1 TDSN-C201D
RF_S/W_CTL
1
RESET
2
SCL
3
SDA
4
+B1[3.3V]
5
SIF
6
+B2[1.8V]
7
CVBS
8
NC_1
9
NC_2
10
NC_3
11
+B3[3.3V]
12
+B4[1.23V]
13
NC_4
14
GND
15
ERROR
16
SYNC
17
VALID
18
MCLK
19
D0
20
D1
21
D2
22
D3
23
D4
24
D5
25
D7
26
D8
27
A1
1
2
3
4
5
6
7
8
9
10
11
NC_1
RESET
SCL
SDA
+B1[3.3V]
NC_2
+B2[1.8V]
NC_3
IF_AGC
DIF[P]
DIF[N]
A1
TU_T/C
12
SHIELD
B1
TU2602-*1 TDSS-G101D
1
2
3
4
5
6
7
8
9
10
11
TU_T2/C
B1
NC
RESET
SCL
SDA
+3.3V
SIF
+1.8V
CVBS
IF_AGC
DIF[P]
DIF[N]
B1
B1
TU2603 TDSN-G301D
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
A1
28
SHIELD
TDSS-G201D(B)
12
SHIELD
NC_1
1
RESET
2
SCL
3
SDA
4
+B1[3.3V]
5
SIF
6
+B2[1.8V]
7
CVBS
8
NC_2
9
NC_3
NC_4
+B3[3.3V]
+B4[1.23V]
NC_5
GND
ERROR
SYNC
VALID
MCLK
D0
D1
D2
D3
D4
D5
D6
D7
A1
TU2602-*2 TDSS-G201D(B)
NC
1
RESET
2
SCL
3
SDA
4
+3.3V
5
ALIF[N]
6
+1.8V
7
ALIF[P]
8
IF_AGC
9
DLIF[P]
10
DLIF[N]
11
A1
A1
B1
TU_T/C/S2
B1
38
TU2601 TDSQ-G001D
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
A1
SHIELD
NC_1
RESET
SCL
SDA
+B1[3.3V]
SIF
+B2[1.8V]
CVBS
T/C_IF_AGC
T/C_DIF[P]
T/C_DIF[N]
NC_2
NC_3
NC_4
GND_1
ERROR
SYNC
VALID
MCLK
D0
D1
D2
D3
D4
D5
D6
D7
GND_2
GND_3
+B3[1.23V]
S2_RESET
+B4[3.3V]
S2_F22_OUTPUT
S2_SCL
S2_SDA
LNB
GND_4
A1
RF_SW_OPT
R2603
0
RF_SW_OPT
C2603
C2600
16V
0.1uF
OPT C2601
0.1uF 16V
C2602 100pF 50V
0.1uF 16V
C2607 20pF 50V
Close to TUNER
TU_I2C_FILTER
MLG1005SR27JT
TU_I2C_FILTER
MLG1005SR27JT
TU_I2C_NON_FILTER
TU_I2C_NON_FILTER
C2612 20pF 50V
C2604
0.1uF 16V
HALF_NIM/EU_NON_T2
R2602
0
HALF_NIM/EU_NON_T2
R2601
0
close to TUNER
DVB_S
R2600
51
LNB_TX
DVB_S_FILTER
R2875-*1
MLB-201209-0120P-N2
DVB_S_NON_FILTER
R2875 0
OPT C2649 18pF 50V
R2605
R2604
R2609-*1
R2610-*1
33R2609
33R2610
+1.8V_TU
OPT
C2606
100uF 16V
FULL_NIM_NON_S
FULL_NIM_NON_S
DVB_S
DVB_S
22
DVB_S
22
close to TUNER
DVB_S
C2650 18pF 50V
RF_SWITCH_CTL
+3.3V_TU
R2870
1K
C2651 20pF 50V
OPT
R2607
0
HALF_NIM/EU_NON_T2
R2608
0
T2
R2606
0
FULL_NIM_NON_S
AR3702
AR3703
DVB_S
L2600
BLM18PG121SN1D
DVB_S
C2608
C2611
100pF
0.1uF
50V
16V
OPT C2610 18pF 50V
Surge protectioin
OPT
C2605 33pF 50V
C2652 20pF 50V
NON_ASIA_TU
C2626
0.1uF 16V
+2.5V_TU
OPT
C2613 18pF 50V
DVB_S
C2609 33pF 50V
47AR3701
47
47
R2611 100
R2871
1K
TU_SCL
TU_SDA
close to TUNER
C2660 10pF 50V OPT
IF_AGC_MAIN
should be guarded by ground
T2
T2 C2617
C2614
0.1uF
100pF
16V
50V
T2
C2616
0.1uF 16V
+1.23V_TU
DVB_S
C2615 10uF 10V
DVB_S
R2612
2.2K
DVB_S
C2619
0.1uF 16V
DEMOD_SCL
DEMOD_SDA
DVB_S
D2600
3.0SMCJ20A(suzhougrande) 20V
+3.3V_TU
R2614 100K
C2622
0.1uF
16V
C2626-*1 0 ASIA_TU
C2621 100pF 50V
T2 C2618 10uF
6.3V
BLM18PG121SN1D
T2
C2620
0.1uF 16V
FE_TS_ERR FE_TS_SYNC FE_TS_VAL FE_TS_CLK
+1.23V_TU
DVB_S
R2613
10
+3.3V_TU
C2623
0.1uF
16V
T2
L2601
S2_RESET
Pull-up can’t be applied
because of MODEL_OPT_2
DVB_S
R2874
2.2K 1W
ASIA_TU
R2660 510
ASIA_TU
R2662 2K
R2661 0
ASIA_TU
+3.3V_T2_TU
+1.23V_TU
FE_TS_DATA[0] FE_TS_DATA[1] FE_TS_DATA[2] FE_TS_DATA[3]
FE_TS_DATA[4] FE_TS_DATA[5] FE_TS_DATA[6] FE_TS_DATA[7]
DVB_S
C2624 100pF 50V
R2663 510
ASIA_TU
R2664 0
ASIA_TU
LNB_OUT
TUNER_RESET
+3.3V_S2_DE
DVB_S
C2625
0.1uF 16V
OPT R2615 0
NON_ASIA_TU
R2616
4.7K
NON_ASIA_TU
FE_TS_DATA[0-7]
GPIO must be added.
+3.3V_TU
R2618 470
E
NON_ASIA_TU
Q2600
MMBT3906(NXP)
B
C
NON_ASIA_TU
R2619 82
C2661 10pF 50V OPT
AR3701-*1 33 1/16W
AR3702-*1 33 1/16W
AR3703-*1 33 1/16W
+3.3V_TU
OPT
C2627
0.1uF 16V
DVB_S
DVB_S
DVB_S
B1
TU_T/C(B)
B1
TU_SIF
NON_ASIA_TU
R2621
0
OPT
R2622
1K
IF_P_MSTAR
IF_N_MSTAR
AP2114H-2.5TRG1
TU2602-*3 TDSS-G101D(B)
12
SHIELD
NON_ASIA_TU
OPT
IC2600
VOUTVIN
GND
1
2
3
4
5
6
7
8
9
10
11
A1
+3.3V_TU
R2624 220
B
NC
RESET
SCL
SDA
+3.3V
SIF
+1.8V
CVBS
IF_AGC
DIF[P]
DIF[N]
A1
OPT
ERROR & VALID PIN
OPT
R2627
0
R2625
220
NON_ASIA_TU
E
Q2601 MMBT3906(NXP)
NON_ASIA_TU
C
Close to the tuner
FE_TS_VAL
FE_TS_ERR
TU_CVBS
+3.3V_TU
IC2603
AP1117E18G-13
INADJ/GND
OUT
R2872
0
R2
Vo=VREF*(1+R2/R1)
VREF=1.25V
FULL_NIM
R2629
3.3K
C2635
0.1uF 16V
+2.5V_TU +3.3V_Normal
OPT
R2620
1
1/16W
5%
OPT
OPT
C2628
C2629
10uF
0.1uF
10V
16V
+3.3V_TU
C2630
0.1uF 16V
R1
OPT
R2873
200
1%
NC_1
EN2
VIN3
NC4
BLM18PG121SN1D
BLM18PG121SN1D
+1.8V_TU
C2641
0.1uF 16V
FULL_NIM
IC2602
TJ4220GDP-ADJ
1
2
3
4
DVB_S
L2602
T2
L2603
IC2601
74LVC1G08GW
15
2
3
R2632
1
C2642
10uF
10V
[EP]GND
GND
8
ADJ/SENSE
9
7
THERMAL
VOUT
6
NC_2
5
+3.3V_S2_DE
DVB_S
C2632 10uF 10V
+3.3V_T2_TU
T2
C2631 10uF 10V
OPT
R2631
4
OPT
R2628
0
This was being applied to the only china demod,
so this has to be deleted in both main and ISDB sheet.
0
DEMOD_RESET
LNA2_CTL
Vo=0.8*(1+R2/R1)
FULL_NIM
R2633 12K
R2
1%
FULL_NIM
R2634 22K 1%
R1
FULL_NIM
+3.3V_TU
DVB_S
C2634
0.1uF 16V
T2 C2633
0.1uF 16V
C2643 22uF 10V
C2645
0.1uF 16V
+3.3V_TU
UBW2012-121F
C2644
0.1uF
16V
OPT
C2640
0.1uF 16V
+1.23V_TU
L2606
FE_TS_VAL_ERR
FULL_NIM
C2647 10uF 10V
C2646 22uF 10V
16V
C2648
0.1uF
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LP63xH-ZA
2012/11/05
TUNER_EU 26
Page 63
DVB-S2 LNB Part Allegro
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
(Option:LNB)
LNB_OUT
A_GND
LNB C2700
0.22uF 25V
2A
LNB
D2703
MBR230LSFT1G
30V
A_GND
BOOST
EXTM
TCAP
NC_1
VCP
TDO
TDI
LNB
D2702
40V
SX34
DCDC_GND
[EP]
1
2
3
4
5
6
7
THERMAL
29
IC2700
A8290SETTR-T
9
10
8
SDA
GND
VREG
33
R2701
0.22uF
LNB
C2708
LNB
ADD
LNB
27pF
C2709
3A
LNB
L2700
33UH
SP-7850_33
2.4A
11
SCL
33
R2702
OPT
+12V_LNB
LNB
LNB
C2712
DCDC_GND
C2711 10uF 25V
A_GND
0.1uF 50V
close to VIN pin(#25)
DCDC_GND and A_GND are connected
DCDC_GND and A_GND are connected in pin#27
PCB_GND and A_GND are connected
Input trace widths should be sized to conduct at least 3A
Ouput trace widths should be sized to conduct at least 2A
BFO23NC_924BFI25VIN26LX27GNDLX28LNB
22
NC_8
21
NC_7
20
BFC
19
NC_6
18
NC_5
17
16
15
12
13
14
IRQ
NC_2
R2704
LNB
27pF
OPT
C2710
NC_4
NC_3
LNB
4.7K
A_GND
+3.3V_Normal
A_GND
+12V/+15V
OPT
R2705 0
LNB L2701
BLM18PG121SN1D
DCDC_GND
Max 1.3A
+12V_LNB
A_GND
OPT R2706
0
LNB
ZD1
40V
C2701
0.01uF
LNB
50V
LNB C2713 1uF 50V
close to Boost pin(#1)
LNB
C2702
0.1uF
LNB_TX
C2705
LNB 68uF
35V
LNB
C2703
0.1uF 50V
A_GND
A_GND
LNB
C2707
68uF
35V
DCDC_GND
C2706
22000pF
LNB
D2700 SX34 40V
LNB
A_GND
A_GND
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
DEMOD_SDA
DEMOD_SCL
LP63xH-ZA
DVB_S 27
2012/11/05
Page 64
+1.26V_FRC
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
+1.26V_FRC
L9602
BLM18SG121TN1D
C9600
0.1uF
L9600
BLM18SG121TN1D
C9601
0.1uF
FRC_VDDC10
C9611 22uF 10V
DVDD_DDR_1V
C9608 22uF 10V
C9612
0.1uF
Place Close to Bead
C9606
0.1uF
C9607
0.1uF
FRC_AVDD_PLL
C9609
0.1uF
C9610
0.1uF
FRC_VDD33
AFRC_VDD33
FRC_AVDD_LVDS33
+3.3V_FRC
+3.3V_FRC
+3.3V_FRC
+3.3V_FRC
+3.3V_FRC
FRC_VDD33
L9601
BLM18SG121TN1D
C9602
0.1uF
AFRC_VDD33
L9603
BLM18SG121TN1D
C9603
0.1uF
FRC_AVDD_PLL
L9604
BLM18SG121TN1D
C9604
0.1uF
FRC_AVDD_LVDS33
L9605
BLM18SG121TN1D
C9605
0.1uF
GPIO1 : HI => B8/94, LOW => B4/98
CHIP_CONF : {GPIO8, PWM1, PWM0}
CHIP_CONF = 3’d5 : boot from interal SRAM
CHIP_CONF = 3’d6 : boot from EEPROM
CHIP_CONF = 3’d7 : boot from SPI Flash
URSA5 CONFIGURATION
PWM0_CONFIG PWM1_CONFIG
GPIO[8] GPIO[1]
URSA5 H/W OPTION
URSA_MODEL_OPT_0 URSA_MODEL_OPT_1 URSA_MODEL_OPT_2 URSA_MODEL_OPT_3
Debugging for URSA5
P9600
12505WS-04A00
URSA5_DEBUG
1
2
URSA5_DEBUG
URSA5_DEBUG
22R9601
22R9600
3
4
5
FRC_VDDC10
C9613 22uF 10V
C9614 10uF
6.3V
10KR9602
10K OPT
OPT
R9603
+3.3V_FRC
10K
OPT
R9604
10K
OPT
R9605
(VDDP)
C9615
0.1uF
C9616
0.1uF
C9617
0.1uF
10KR9610
10K
R9606
10K
10K
OPT
R9611
R9607
10K
OPT
R9608
10K
OPT
OPT
R9609
SCL2_+3.3V_DB
SDA2_+3.3V_DB
C9618
0.1uF
OPT
10KR9612
10K
R9613
C9619
0.22uF
6.3V
10K
R9614
10KR9615
OPT
OPT
10K
R9616
10K
R9617
C9620
0.1uF
C9623
0.1uF
C9621
0.1uF
C9622
0.1uF
MODEL OPTION
URSA_MODEL_OPT_0
URSA_MODEL_OPT_1
URSA_MODEL_OPT_2
URSA_MODEL_OPT_3
SCL2_+3.3V_URSA
C9624
0.22uF
6.3V
C9625
0.1uF
PIN NAME
SCL2_+3.3V_DB
URSA_SCL
C9626
0.1uF
+1.5V_FRC_DDR
C9627
0.1uF
PIN NO.
D10
D11
D12
D13
URSA5_MP
+1.5V_FRC_DDR
C9628
0.1uF
L/DIM_10BLOCK
LVDS_EXT_URSA5
R9618 0
R9619 0
OPT
HIGH
RESERVED
1
2
3
C9629
0.22uF
6.3V
SW9600 JS2235S
URSA5_DEBUG
C9630
0.1uF
FRC_DDR3_RESETB
SCL2_+3.3V_URSA
SDA2_+3.3V_URSA
LOW
L/DIM_16BLOCK
RESERVED
LVDS_S7M_PLUS
RESERVEDRESERVED
6
5
4
C9631
0.1uF
URSA5_MP
C9632
0.1uF
FRC_A[0-13]
FRC_BA0 FRC_BA1 FRC_BA2
FRC_MCK
FRC_MCKB
FRC_CKE
FRC_ODT FRC_RASB FRC_CASB
FRC_WEB
FRC_DQSL
FRC_DQSU
FRC_DQSLB FRC_DQSUB
FRC_DQL[0-7]
FRC_DQU[0-7]
URSA_SDA
R9620 0
R9621 0
OPT
C9633 1uF
6.3V
+3.3V_FRC
5%
4.7K
1/16W
SDA2_+3.3V_URSA
SDA2_+3.3V_DB
FRC_DMU
5%
R9643
FRC_DML
FRC_A[0] FRC_A[1] FRC_A[2] FRC_A[3] FRC_A[4] FRC_A[5] FRC_A[6] FRC_A[7] FRC_A[8] FRC_A[9] FRC_A[10] FRC_A[11] FRC_A[12] FRC_A[13]
FRC_DQL[0] FRC_DQL[1] FRC_DQL[2] FRC_DQL[3] FRC_DQL[4] FRC_DQL[5] FRC_DQL[6] FRC_DQL[7]
FRC_DQU[0] FRC_DQU[1] FRC_DQU[2] FRC_DQU[3] FRC_DQU[4] FRC_DQU[5] FRC_DQU[6] FRC_DQU[7]
4.7K
1/16W
R9642 33 R9622 33 R9623
P14
DDR3_A0/DDR2_NC
G15
DDR3_A1/DDR2_A8
N14
DDR3_A2/DDR2_NC
L15
DDR3_A3/DDR2_A10
H15
DDR3_A4/DDR2_A2
L14
DDR3_A5/DDR2_A3
G14
DDR3_A6/DDR2_A4
N12
DDR3_A7/DDR2_A5
G13
DDR3_A8/DDR2_A6
N13
DDR3_A9/DDR2_A9
H14
DDR3_A10/DDR2_RASZ
F15
DDR3_A11/DDR2_A11
H13
DDR3_A12/DDR2_A0
P13
DDR3_A13/DDR2_A12
M12
DDR3_BA0/DDR2_BA2
H12
DDR3_BA1/DDR2_CASZ
L13
DDR3_BA2/DDR2_A1
F16
DDR3_MCLK/DDR2_MCLK
F17
DDR3_MCLKZ/DDR2_MCLKZ
J13
DDR3_CKE/DDR2_ODT
K12
DDR3_ODT/DDR2_CKE
L12
DDR3_RASZDDR2_WEZ
K13
DDR3_CASZ/DDR2_BA1
K14
DDR3_WEZ/DDR2_BA0
M14
DDR3_RESET/DDR2_A7
N16
DDR3_DQSL/DDR2_DQSL
M17
DDR3_DQSU/DDR2_DQSU
M16
DDR3_DQSBL/DDR2_DQSBL
M15
DDR3_DQSBU/DDR2_DQSBU
J15
DDR3_DQML/DDR2_DQU5
R16
DDR3_DQMU/DDR2_DQU4
R17
DDR3_DQL0/DDR2_DQU3
H17
DDR3_DQL1/DDR2_DQL0
R15
DDR3_DQL2/DDR2_DQL6
J17
DDR3_DQL3/DDR2_DQL7
T17
DDR3_DQL4/DDR2_DQL3
H16
DDR3_DQL5/DDR2_DQL2
T15
DDR3_DQL6/DDR2_DQL1
G16
DDR3_DQL7/DDR2_DQL5
K15
DDR3_DQU0/DDR2_DQU7
N15
DDR3_DQU1/DDR2_DQML
K17
DDR3_DQU2/DDR2_DQU2
P17
DDR3_DQU3/DDR2_DQU6
L17
DDR3_DQU4/DDR2_NC
P16
DDR3_DQU5/DDR2_DQU1
K16
DDR3_DQU6/DDR2_DQU0
P15
DDR3_DQU7/DDR2_DQMU
F14
DDR3_NC/DDR2_A13
T16
DDR3_NC/DDR2_DQL4
D14
I2CM_SCL
D15
I2CM_SDA
P1
I2CS_SCL
P2
I2CS_SDA
AFRC_VDD33
+1.5V_FRC_DDR
F5
F10
G10
F11
F12
G11
G12
AVDD_1F4AVDD_2
AVDD_DDR_C_1
AVDD_DDR_C_2
AVDD_DDR_D_1
AVDD_DDR_D_2
AVDD_DDR_D_3
AVDD_DDR_D_4
VSS_1D6VSS_2D7VSS_3D8VSS_4D9VSS_5E6VSS_6E7VSS_7E8VSS_8E9VSS_9
E10
FRC_AVDD_PLL
FRC_AVDD_LVDS33
D4
D5
E4
E5
M5
L4
L5
K10
AVDD_PLL3.3V
AVDD_LPLL3.3V
AVDD_MPLL3.3V
AVDD_LVDS3.3V_1
AVDD_LVDS3.3V_2
AVDD_LVDS3.3V_3
AVDD_LVDS3.3V_4
VSS_10
VSS_11F3VSS_12F6VSS_13F7VSS_14F8VSS_15F9VSS_16G1VSS_17G2VSS_18G4VSS_19G5VSS_20G6VSS_21G7VSS_22G8VSS_23G9VSS_24
E16
AVDDL_MOD1.26V
DVDD_DDR_1V
FRC_VDD33
C9634
0.1uF
L10
K9
N5
VD33_1M4VD33_2N4VD33_3
DVDD_HF1.26V
DVDD_DDR_1.26V
VSS_25H1VSS_26H2VSS_27H4VSS_28H5VSS_29H6VSS_30H7VSS_31H8VSS_32H9VSS_33
G17
PLACE TERMINATION RESISTORS CLOSE TO URSA5
RXB3-
RXBCK-
RXB4+
RXBCK+
RXB3+
RXB2-
RXB4-
RXB2+
R9624
100
R9625
100
R9626
100
R9627
100
R9628
100
N10
N11
P10
P11
VDDC_1.26V_3N9VDDC_1.26V_4
VDDC_1.26V_5
VDDC_1.26V_6
R9629
100
VDDC_1.26V_7
R2
RXBCLKP
R3
RXBCLKN
R4
R5
T4
U4
U3
T3
RXB0P
RXB1P
RXB2P
RXB0N
RXB1N
RXB2N
FRC_VDDC10
M10
VDDC_1.26V_1M9VDDC_1.26V_2
IC9600
LGE7303C
VSS_34
VSS_35J4VSS_36J5VSS_37J6VSS_38J7VSS_39J8VSS_40J9VSS_41
H10
H11
J10
VSS_42
J11
J12
FRC_RESET
VSS_43
J14
VSS_44
J16
VSS_45
VSS_46K4VSS_47K5VSS_48K6VSS_49K7VSS_50K8VSS_51
[SPI FLASH(2Mbit)]
IC9601
W25X20BVSNIG
R9650
R9648
10K
4.7K
RXA4-
RXB0-
RXB1+
RXB1-
T2
U2
T1
R1
RXB3P
RXB4P
RXB3N
K11
RXB0+
RXA2-
R6
R7
RXB4N
RXACLKP
VSS_52L6VSS_53L7VSS_54L8VSS_55
+3.3V_Normal
RXA2+
R8
RXA0P
RXACLKN
L11
R9630 10K
R9
L16
RXA4+
T8
RXA0N
VSS_56
RXACK+
RXACK-
RXA3+
RXA3-
U8
U7
T7
T6
RXA1P
RXA2P
RXA1N
RXA2N
VSS_57M6VSS_58M7VSS_59M8VSS_60
M11
M13
RXA1+
RXA1-
RXA0-
U6
U5
T5
RXA3P
RXA4P
RXA3N
VSS_61
VSS_62N6VSS_63N7VSS_64N8VSS_65
RXA0+
R9631
100
R9632
100
R9633
100
R9634
100
R9635
100
R9636
100
J1
J2
XTALI
RXA4N
XTALO
VSS_66P3VSS_67P4VSS_68P5VSS_69P6VSS_70P7VSS_71
N17
33R9637
10pF
C9635
X-TAL_2
R13
2
3
GND_2
4
X9600 24MHz
1M
R9639
P9
T13
U15
R14
K2
GPIO1
GPIO4/(LTD_DE)
GPIO3/(LTD_DA1)
GPIO5/(LTD_CLK)
GPIO2/(S_PIF_CLK)
GPIO0/(UART_RX/S_PIF_DA0)
VSS_72
P12
U16
10pF
C9636
GND_1
X-TAL_1
K1
T14
P8
U14
U13
GPIO8
GPIO7(3D_FLAG)
GPIO6/(LTD_DA0)
GPIO10/(S_PIF_FC)
GPIO9/(UART_TX/S_PIF_DA1)
NCL9HW_RESETJ3TESTPIN_1D1TESTPIN_2D2TESTPIN_3D3TESTPIN_4E1TESTPIN_5E2TESTPIN_6E3TESTPIN_7F1TESTPIN_8F2M0_SCLK
GPIO[1]
OPT
R12
E11
N2
M1
VSYNC_LIKE
M_S_PIF_CLK
GPIO11/(S_PIF_CS)
0
GPIO[8]
R9641
N3
M_S_PIF_CS
M_S_PIF_DA0N1M_S_PIF_DA1
M3
M_S_PIF_FC
C17
L1
M2
S_M_PIF_CLK
M0_MOSI
D16
D17
SPI_CS
SPI_DO
K3
L3
R10
T11
S_M_PIF_CS
S_M_PIF_FC
SOFT_RST_L
SOFT_RST_R
TXA0P/GCLK6/BLUE[7]
S_M_PIF_DA0L2S_M_PIF_DA1
TXA0N/GCLK5/BLUE[6]
TXA1P/OPT_N/LK3/BLUE[9]
TXA1N/FLK/BLUE[8]
TXA2N/OPT_P/LK2/GREEN[0]
TXACLKP/RLV0N/GREEN[3] TXACLKN/RLV0P/GREEN[2]
TXA3P/RLV1N/GREEN[5] TXA3N/RLV1P/GREEN[4] TXA4P/RLV2N/GREEN[7] TXA4N/RLV2P/GREEN[6]
TXB0P/RLV3N/GREEN[9]
TXB0N/RLV3P/GREEN[8] TXB1P/RLVCLKN/RED[1] TXB1N/RLVCLKP/RED[0]
TXB2P/RLV4P/RED[3]/EPI_A3P
TXB2N/RLV4N/RED[2]/EPI_A3N
TXBCLKP/RLV5N/RED[5]/EPI_A2P
TXBCLKN/RLV5P/RED[4]/EPI_A2N
TXB3P/RLV6N/RED[7]/EPI_A1P
TXB3N/RLV6P/RED[6]/EPI_A1N/
TXB4P/RLV7N/RED[9]/EPI_A0P
TXB4N/RLV7P/RED[8]/EPI_A0N
TXD2P/LLV4N/EPI_B3P TXD2N/LLV4P/EPI_B3N
TXDCLKP/LLV5N/BLUE[1]/EPI_B2P
TXDCLKN/LLV5P/BLUE[0]/EPI_B2N
TXD3P/LLV6N/BLUE[3]
TXD3N/LLV6P/BLUE[2]/EPI_B1N
TXD4P/LLV7N/BLUE[5]/EPI_B0P
TXD4N/LLV7P/BLUE[4]/EPI_B0N
MOD_GPIO0/VDD_ODD/HSYNC
MOD_GPIO1/VDD_EVEN/VSYNC MOD_GPIO2/PWM13/GCLK4/LCK MOD_GPIO3/PWM14/GCLK2/LDE
M1_SCLK
M1_MOSI
M2_SCLK
M2_MOSI
M3_SCLK
M3_MOSI
F13
E15
E14
E13
E12
TP9605
TP9601
TP9602
TP9603
TP9604
TP9600
R11
U11
OP_SYNC_L
OP_SYNC_R
TXA2P/GREEN[1]
TXC0P/SOE
TXC0N/POL
TXC1P/GSP_R
TXC1N/GSP/VST TXC2P/GOE/GCLK1 TXC2N/GSC/GCLK3
TXCCLKP/LLV0N TXCCLKN/LLV0P
TXC3P/LLV1N TXC3N/LLV1P TXC4P/LLV2N TXC4N/LLV2P
TXD0P/LLV3N
TXD0N/LLV3P TXD1P/LLVCLKN TXD1N/LLVCLKP
PWM0/SCAN_BLK1 PWM1/SCAN_BLK2
LPLL_FBCLK
LPLL_OUTCLK
LPLL_REFIN
SPI_CKT9SPI_CZ
SPI_DIU9SPI_DO
T10
U10
33R9645
33R9647
33R9646
SPI_CS
SPI_DI
SPI_DO
SPI_SCLK
R9649
33
GND
C8 C9 B8 A8 A7 B7 C6 C7 B6 A6 A5 B5
C4 C5 B4 A4 A3 B3 C2 C3 B2 A2 C1 B1
C16 B17 B16 A16 A15 B15 C14 C15 B14 A14 A13 B13
C12 C13 B12 A12 A11 B11 C10 C11 B10 A10 A9 B9
D10 D11 D12 D13
U12
R9651
T12
R9652
G3 E17 H3
CS
1
DO
2
WP
3
4
URSA5_FLASH_WINBOND_2M
TXA0P
TXA0N
TXA1P
TXA1N
TXA2P
TXA2N
TXACLKP
TXACLKN
TXA3P
TXA3N
TXA4P
TXA4N
TXB0P
TXB0N
TXB1P
TXB1N
TXB2P
TXB2N
TXBCLKP
TXBCLKN
TXB3P
TXB3N
TXB4P
TXB4N
TXC0P
TXC0N
TXC1P
TXC1N
TXC2P
TXC2N
TXCCLKP
TXCCLKN
TXC3P
TXC3N
TXC4P
TXC4N
TXD0P
TXD0N
TXD1P
TXD1N
TXD2P
TXD2N
TXDCLKP
TXDCLKN
TXD3P
TXD3N
TXD4P
TXD4N
URSA_MODEL_OPT_0 URSA_MODEL_OPT_1 URSA_MODEL_OPT_2
URSA_MODEL_OPT_3
33 33
VCC
8
HOLD
7
CLK
6
DIO
5
PWM0_CONFIG PWM1_CONFIG
+3.3V_FRC
R9653
3.3K
SPI_SCLK
SPI_DI
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LB3AC
URSA5 block
2013. 01. 23 1513
Page 65
+1.5V_FRC_DDR
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
R9700
1K 1%
R9701
1K 1%
+1.5V_FRC_DDR
Close to DDR Pin
C9700
0.1uF
MVREFCA
+1.5V_FRC_DDR
C9702
0.1uF 16V
Place Close to DDR Pin
C9703 22uF 10V
C9704
0.1uF
+1.5V_FRC_DDR
C9705
DDR3 1.5V De-Cap Place near Memory
0.1uF
0.1uF
0.1uF
0.1uF
C9708
C9707
C9709
C9706
0.1uF
C9710
0.1uF
C9711
0.1uF
C9712
0.1uF
C9713
0.1uF
R9702
R9703
IC9700
1K 1%
1K 1%
C9701
0.1uF
MVREFDQ
MVREFCA
MVREFDQ
+1.5V_FRC_DDR
240
R9704
1%
H5TQ1G63EFR-PBC
M8
VREFCA
H1
VREFDQ
L8
ZQ
B2
VDD_1
D9
VDD_2
G7
VDD_3
K2
VDD_4
K8
VDD_5
N1
VDD_6
N9
VDD_7
R1
VDD_8
R9
VDD_9
A1
VDDQ_1
A8
VDDQ_2
C1
VDDQ_3
C9
VDDQ_4
D2
VDDQ_5
E9
VDDQ_6
F1
VDDQ_7
H2
VDDQ_8
H9
VDDQ_9
J1
NC_1
J9
NC_2
L1
NC_3
L9
NC_4
T7
NC_6
A9
VSS_1
B3
VSS_2
E1
VSS_3
G8
VSS_4
J2
VSS_5
J8
VSS_6
M1
VSS_7
M9
VSS_8
P1
VSS_9
P9
VSS_10
T1
VSS_11
T9
VSS_12
B1
VSSQ_1
B9
VSSQ_2
D1
VSSQ_3
D8
VSSQ_4
E2
VSSQ_5
E8
VSSQ_6
F9
VSSQ_7
G1
VSSQ_8
G9
VSSQ_9
A10/AP
A12/BC
RESET
DQSL DQSL
DQSU DQSU
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
NC_7
NC_5
DML DMU
N3
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
A11
BA0 BA1 BA2
CK CK
CKE
CS
ODT
RAS CAS
WE
FRC_A[0]
FRC_A[1]
P7 P3
FRC_A[2]
FRC_A[3]
N2 P8
FRC_A[4]
FRC_A[5]
P2 R8
FRC_A[6]
R2
FRC_A[7]
T8
FRC_A[8]
R3
FRC_A[9]
FRC_A[10]
L7 R7
FRC_A[11]
N7
FRC_A[12]
T3
FRC_A[13]
M7
M2 N8 M3
J7 K7 K9
L2 K1 J3 K3 L3
T2
F3 G3
C7 B7
E7 D3
E3 F7 F2 F8 H3 H8 G2 H7
D7 C3 C8 C2 A7 A2 B8 A3
FRC_BA0 FRC_BA1 FRC_BA2
FRC_ODT FRC_RASB FRC_CASB FRC_WEB
FRC_DQSL FRC_DQSLB
FRC_DQSU FRC_DQSUB
FRC_DML FRC_DMU
FRC_DQL[0]
FRC_DQL[1] FRC_DQL[2] FRC_DQL[3] FRC_DQL[4]
FRC_DQL[5]
FRC_DQL[6]
FRC_DQL[7]
FRC_DQU[0] FRC_DQU[1]
FRC_DQU[2] FRC_DQU[3] FRC_DQU[4] FRC_DQU[5] FRC_DQU[6]
FRC_DQU[7]
150
OPT
R9705
FRC_DDR3_RESETB
FRC_MCK
FRC_MCKB
FRC_CKE
R9706
510
FRC_A[0-13]
+1.5V_FRC_DDR
FRC_DQL[0-7]
FRC_DQU[0-7]
Place Close to DDR Pin
R9707 56
R9708 56
C9714
0.01uF 50V
FRC_MCK
FRC_MCKB
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
LB3AC
2013. 01 .23
URSA DDR3 14
15
Page 66
+12V/+15V
Copyright © 2013 LG Electronics. Inc. All rights reserved. Only for training and service purposes
LGE Internal Use Only
L9802
BLM18PG121SN1D
C9802 10uF 16V
CORE +1.26V_FRC
+3.3V_FRC
10K
R9803 1K
1%
R9806 10K
R9813
OPT
R9814 330K OPT
R2
C9806
12K
1%
1uF
R9808
10V
POWER_ON/OFF_1
R1
R9801
6.8K 1%
C9804
100pF
50V
Switching freq: 700K
C9821 1uF 10V
IC9802
TPS54327DDAR
EN
1
VREG5
C9808 3300pF 50V
VFB
SS
2
3
4
9
THERMAL
3A
Vout=0.765*(1+R1/R2)
TYPICAL 980mA
[EP]GND
VIN
8
VBST
7
SW
6
GND
5
C9810
0.1uF 16V
L9804
3.6uH
NR8040T3R6N
+1.26V_FRC
C9812 22uF 10V
OPT C9814 22uF 10V
+3.3V_FRC
C9815 10uF 10V
C9816
0.1uF 16V
+1.5V_FRC
AP7173-SPG-13 HF(DIODES)
R9809 10K
C9817
1uF
10V
IC9803
1
IN
2
PG
3
VCC
4
EN
EAN41406705
Vout=0.6*(1+R1/R2)
+1.5V of DDR&URSA5 uses same power line
9
THERMAL
8
7
6
5
TYPICAL 350mA
[EP]
OUT
FB
SS
GND
C9818 560pF 50V
R1
R9810
4.3K 1%
R9811
3.9K 1%
R2
R9812 1K 1%
C9819 10uF 16V
+1.5V_FRC_DDR
C9820 10uF 16V
+12V/+15V
L9801
BLM18PG121SN1D
C9801 10uF 16V
Switching freq: 700K
+3.3V_FRC
POWER_ON/OFF_1
R9802 33K
1%
C9803
27pF
50V
R2
OPT
R9805 10K
R1
R9804
220 1%
R9807
10K 1%
+12V/+15V
5%
1/16W
C9805 1uF 10V
C9822 1uF 25V
TYPICAL 300mA
10K
R9815
C9807 3300pF 50V
EN
VFB
VREG5
SS
IC9801
TPS54327DDAR
1
2
3
4
3A
9
THERMAL
[EP]GND
VIN
8
C9809
VBST
7
SW
6
GND
5
0.1uF 16V
L9803
3.6uH
NR8040T3R6N
Vout=0.765*(1+R1/R2)
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION. FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
+3.3V_FRC
C9811 22uF 10V
OPT
C9813 22uF 10V
LB3AC
URSA5 Power Block
2013. 01. 23
1515
Page 67
Loading...