Page 1
Vinafix.com
Page 2
Vinafix.com
Page 3
Vinafix.com
A
1 1
B
DDI1_TX0_DN(35)
DDI1_TX0_DP(35)
DDI1_TX1_DN(35)
R1092
2.2K
5%
R0402_N
NI
24.9R
1%
DDI1_TX1_DP(35)
DDI1_TX2_DN(35)
DDI1_TX2_DP(35)
DDI1_TX3_DN(35)
DDI1_TX3_DP(35)
DDI1_DDC_SCK(35)
DDI1_DDC_SDA(35)
IR0402
<
Type-c>--- >Remove
+V3P3A
3
/17 change to NI
+1.0VS_VCCIO
R1009
H
DMI
C
TP_DDI2_DDC_SCL
DDI2_DDC_SDA
EDP_COMP
UC1A
E55
DDI1_TXN[0]
F55
DDI1_TXP[0]
E58
DDI1_TXN[1]
F58
DDI1_TXP[1]
F53
DDI1_TXN[2]
G53
DDI1_TXP[2]
F56
DDI1_TXN[3]
G56
DDI1_TXP[3]
C50
DDI2_TXN[0]
D50
DDI2_TXP[0]
C52
DDI2_TXN[1]
D52
DDI2_TXP[1]
A50
DDI2_TXN[2]
B50
DDI2_TXP[2]
D51
DDI2_TXN[3]
C51
DDI2_TXP[3]
L13
GPP_E18/DDPB_CTRLCLK
L12
GPP_E19/DDPB_CTRLDATA
N7
GPP_E20/DDPC_CTRLCLK
N8
GPP_E21/DDPC_CTRLDATA
N11
GPP_E22/DDPD_CTRLCLK
N12
GPP_E23/DDPD_CTRLDATA
E52
EDP_RCOMP
SKL-U_BGA1356
<BOM Structure>
S
KL-U
DDI
DISPLAY SIDEBANDS
1 OF 20
D
R
ev_0 .53
C47
EDP_TXN[0]
C46
EDP_TXP[0]
D46
EDP_TXN[1]
C45
EDP_TXP[1]
A45
EDP_TXN[2]
B45
EDP_TXP[2]
A47
EDP_TXN[3]
B47
EDP_TXP[3]
E45
E
DP
EDP_AUXN
EDP_AUXP
EDP_DISP_UTIL
DDI1_AUXN
DDI1_AUXP
DDI2_AUXN
DDI2_AUXP
DDI3_AUXN
DDI3_AUXP
GPP_E13/DDPB_HPD0
GPP_E14/DDPC_HPD1
GPP_E15/DDPD_HPD2
GPP_E16/DDPE_HPD3
GPP_E17/EDP_HPD
EDP_BKLTEN
EDP_BKLTCTL
EDP_VDDEN
F45
B52
G50
F50
E48
F48
G46
F46
DDI1_HPD
L9
L7
TP_SMC_EXTSMI_N
L6
SMC_RUNTIME_SCI_N
N9
EDP_HPD
L10
R12
R11
U13
EDP_TX0_SOC_DN
EDP_TX0_SOC_DP
EDP_TX1_SOC_DN
EDP_TX1_SOC_DP
EDP_AUX_SOC_DN
EDP_AUX_SOC_DP
DDI1_HPD
TP1049TP1063
SMC_RUNTIME_SCI_N
EDP_HPD
EDP_BKLT_EN
EDP_BKLT_PWM
EDP_VDD_EN
(36)
(36)
(36)
(36)
(36)
(36)
(35)
(36)
(36)
(36)
(36)
E
<eDP >
(50)
EDP_BKLT_PWM close theLCD
F
rom eDP
+1.0VS_VCCSTG
R1024
1K
R0402
5%
+1.0V_VCCST
2 2
R1021
THERMTRIP_SOC_N
1K
IR0402_N
1%
PROCHOT_N(50,59,66)
I
PECI_EC(50)
CRB install 499 R,ARMOUR install 0R
R1022
R1023
R1025
R1026
RC7
RC8
49.9R
49.9R
49.9R
49.9R
43R
499R
1%
1%
HW_ID2(7)
BT_RF_KILL_N(43)
TP1020
TP100
1%
1%
1%
1%
TP1019
IR0402_N
IR0402
IR0402
IR0402
IR0402
IR0402
CATERR_SOC_N
PECI_SOC
H_PROCHOT#_R
THERMTRIP_SOC_N
TP_GPP_E_3_CPU_GP_0
CPU_POPIRCOMP
PCH_OPIRCOMP
EDRAM_OPIO_RCOMP
EOPIO_RCOMP
D63
A54
C65
C63
A65
C55
D55
B54
C56
A6
A7
BA5
AY5
AT16
AU16
H66
H65
<BOM Structure>
UC1D
CATERR#
PECI
PROCHOT#
THERMTRIP#
SKTOCC#
BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
GPP_E3/CPU_GP0
GPP_E7/CPU_GP1
GPP_B3/CPU_GP2
GPP_B4/CPU_GP3
PROC_POPIRCOMP
PCH_OPIRCOMP
OPCE_RCOMP
OPC_RCOMP
SKL-U_BGA1356
C
PU MISC
KL-U
S
4 OF 20
JTAG
Rev_0 .53
PROC_TCK
PROC_TDI
PROC_TDO
PROC_TMS
PROC_TRST#
PCH_JTAG_TCK
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAG_TMS
PCH_TRST#
JTAGX
B61
D60
A61
C60
B59
B56
D59
A56
C59
C61
A59
XDP_TCK0
XDP_TDI
XDP_TDO
XDP_TMS
XDP_TRST_N
XDP_TCK1_PCH
XDP_TDI
XDP_TDO
XDP_TMS
XDP_TRST_N
XDP_TCK0
+V3P3A
+1.0VS_VCCIO
+1.0VS_VCCSTG
+1.0V_VCCST
3 3
4 4
A
+V3P3A
(4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+1.0VS_VCCIO
+1.0VS_VCCSTG
+1.0V_VCCST
(10,14)
(10,12)
(7,10,12,14,66)
+1.0VS_VCCSTG
R1028
51R
R1029
51R
R1027
51R
51R
R1031
R1034
51R
51R
R1032
51R
R1033
XDP_TDO
IR0402
5%
XDP_TMS
NIR0402
5%
XDP_TDI
NIR0402
5%
XDP_TCK0
5%
NIR0402
XDP_TCK1_PCH
NIR0402
5%
XDP_TCK0
5%
IR0402
XDP_TRST_N
5%
NIR0402
P
P
P
roject:
roject:
roject:
Engineer :
Engineer :
S
S
Size
ize
ize
T
T
Title:
itle:
itle:
Custom
Custom
Custom
Date : Sheet
Date : Sheet
B
C
D
Date : Sheet
Engineer :
KBL-U(1/12)DDI,MISC,XDP,EDP
KBL-U(1/12)DDI,MISC,XDP,EDP
KBL-U(1/12)DDI,MISC,XDP,EDP
E
330S-KBL Series
Luffy
Luffy
Luffy
3
3 81Tuesday, September 26, 2017
o
3
o
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 4
Vinafix.com
5
4
3
2
1
I
nterleaved
S
D
DR CH - A
2 OF 20
KL-U
DDR0_CKN[0]
DDR0_CKP[0]
DDR0_CKN[1]
DDR0_CKP[1]
DDR0_CKE[0]
DDR0_CKE[1]
DDR0_CKE[2]
DDR0_CKE[3]
DDR0_CS#[0]
DDR0_CS#[1]
DDR0_ODT[0]
DDR0_MA[5]/DDR0_CAA[0]/DDR0_MA[5]
DDR0_MA[9]/DDR0_CAA[1]/DDR0_MA[9]
DDR0_MA[6]/DDR0_CAA[2]/DDR0_MA[6]
DDR0_MA[8]/DDR0_CAA[3]/DDR0_MA[8]
DDR0_MA[7]/DDR0_CAA[4]/DDR0_MA[7]
DDR0_BA[2]/DDR0_CAA[5]/DDR0_BG[0]
DDR0_MA[12]/DDR0_CAA[6]/DDR0_MA[12]
DDR0_MA[11]/DDR0_CAA[7]/DDR0_MA[11]
DDR0_MA[15]/DDR0_CAA[8]/DDR0_ACT#
DDR0_MA[14]/DDR0_CAA[9]/DDR0_BG[1]
DDR0_MA[13]/DDR0_CAB[0]/DDR0_MA[13]
DDR0_CAS#/DDR0_CAB[1]/DDR0_MA[15]
DDR0_WE#/DDR0_CAB[2]/DDR0_MA[14]
DDR0_RAS#/DDR0_CAB[3]/DDR0_MA[16]
DDR0_BA[0]/DDR0_CAB[4]/DDR0_BA[0]
DDR0_MA[2]/DDR0_CAB[5]/DDR0_MA[2]
DDR0_BA[1]/DDR0_CAB[6]/DDR0_BA[1]
DDR0_MA[10]/DDR0_CAB[7]/DDR0_MA[10]
DDR0_MA[1]/DDR0_CAB[8]/DDR0_MA[1]
DDR0_MA[0]/DDR0_CAB[9]/DDR0_MA[0]
DDR0_ODT[1]
DDR0_MA[3]
DDR0_MA[4]
DDR0_DQSN[0]
DDR0_DQSP[0]
DDR0_DQSN[1]
DDR0_DQSP[1]
DDR0_DQSN[2]/DDR0_DQSN[4]
DDR0_DQSP[2]/DDR0_DQSP[4]
DDR0_DQSN[3]/DDR0_DQSN[5]
DDR0_DQSP[3]/DDR0_DQSP[5]
DDR0_DQSN[4]/DDR1_DQSN[0]
DDR0_DQSP[4]/DDR1_DQSP[0]
DDR0_DQSN[5]/DDR1_DQSN[1]
DDR0_DQSP[5]/DDR1_DQSP[1]
DDR0_DQSN[6]/DDR1_DQSN[4]
DDR0_DQSP[6]/DDR1_DQSP[4]
DDR0_DQSN[7]/DDR1_DQSN[5]
DDR0_DQSP[7]/DDR1_DQSP[5]
DDR0_ALERT#
DDR0_PAR
DDR_VREF_CA
DDR0_VREF_DQ
DDR1_VREF_DQ
DDR_VTT_CNTL
AU53
AT53
AU55
AT55
BA56
BB56
AW56
AY56
AU45
AU43
AT45
AT43
BA51
BB54
BA52
AY52
AW52
AY55
AW54
BA54
BA55
AY54
AU46
AU48
AT46
AU50
AU52
AY51
AT48
AT50
BB50
AY50
BA50
BB52
AM70
AM69
AT69
AT70
BA64
AY64
AY60
BA60
BA38
AY38
AY34
BA34
BA30
AY30
AY26
BA26
AW50
AT52
AY67
AY68
BA67
AW67
R0402_N
RM97
DDR_VTT_CTRL
M_A_DIM0_CK_DDR0_DN
M_A_DIM0_CK_DDR0_DP
M_A_DIM0_CKE0
M_A_DIM0_CS0_N
M_A_DIM0_ODT0
M_A_A5
(19)
M_A_A9
(19)
M_A_A6
(19)
M_A_A8
(19)
M_A_A7
(19)
M_A_BG0
M_A_A12
M_A_A11
M_A_ACT_N
M_A_BG1
0R
5%
NI
M_A_A13
M_A_A15_CAS_N
M_A_A14_WE_N
M_A_A16_RAS_N
M_A_BA0
M_A_A2
(19)
M_A_BA1
M_A_A10_AP
M_A_A1
(19)
M_A_A0
(19)
M_A_A3
(19)
M_A_A4
(19)
M_A_DQS_DN<0>
M_A_DQS_DP<0>
M_A_DQS_DN<1>
M_A_DQS_DP<1>
M_A_DQS_DN<2>
M_A_DQS_DP<2>
M_A_DQS_DN<3>
M_A_DQS_DP<3>
M_A_DQS_DN<4>
M_A_DQS_DP<4>
M_A_DQS_DN<5>
M_A_DQS_DP<5>
M_A_DQS_DN<6>
M_A_DQS_DP<6>
M_A_DQS_DN<7>
M_A_DQS_DP<7>
DDR0_A_ALERT_N
DDR0_A_PARITY
+V_DDR_CA_VREF
+V_DDR_VREFDQ02_CHB
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(19)
(20)
M_B_DQ<0>(20)
M_B_DQ<1>(20)
M_B_DQ<2>(20)
M_B_DQ<3>(20)
M_B_DQ<4>(20)
M_B_DQ<5>(20)
M_B_DQ<6>(20)
M_B_DQ<7>(20)
M_B_DQ<8>(20)
M_B_DQ<9>(20)
M_B_DQ<10>(20)
M_B_DQ<11>(20)
M_B_DQ<12>(20)
M_B_DQ<13>(20)
M_B_DQ<14>(20)
M_B_DQ<15>(20)
M_B_DQ<16>(20)
M_B_DQ<17>(20)
M_B_DQ<18>(20)
M_B_DQ<19>(20)
M_B_DQ<20>(20)
M_B_DQ<21>(20)
M_B_DQ<22>(20)
M_B_DQ<23>(20)
M_B_DQ<24>(20)
M_B_DQ<25>(20)
M_B_DQ<26>(20)
M_B_DQ<27>(20)
M_B_DQ<28>(20)
M_B_DQ<29>(20)
M_B_DQ<30>(20)
M_B_DQ<31>(20)
M_B_DQ<32>(20)
M_B_DQ<33>(20)
M_B_DQ<34>(20)
M_B_DQ<35>(20)
M_B_DQ<36>(20)
M_B_DQ<37>(20)
M_B_DQ<38>(20)
M_B_DQ<39>(20)
M_B_DQ<40>(20)
M_B_DQ<41>(20)
M_B_DQ<42>(20)
M_B_DQ<43>(20)
M_B_DQ<44>(20)
M_B_DQ<45>(20)
M_B_DQ<46>(20)
M_B_DQ<47>(20)
M_B_DQ<48>(20)
M_B_DQ<49>(20)
M_B_DQ<50>(20)
M_B_DQ<51>(20)
M_B_DQ<52>(20)
M_B_DQ<53>(20)
M_B_DQ<54>(20)
M_B_DQ<55>(20)
M_B_DQ<56>(20)
M_B_DQ<57>(20)
M_B_DQ<58>(20)
M_B_DQ<59>(20)
M_B_DQ<60>(20)
M_B_DQ<61>(20)
M_B_DQ<62>(20)
M_B_DQ<63>(20)
UC1B
D D
C C
B B
M_A_DQ<0>(19)
M_A_DQ<1>(19)
M_A_DQ<2>(19)
M_A_DQ<3>(19)
M_A_DQ<4>(19)
M_A_DQ<5>(19)
M_A_DQ<6>(19)
M_A_DQ<7>(19)
M_A_DQ<8>(19)
M_A_DQ<9>(19)
M_A_DQ<10>(19)
M_A_DQ<11>(19)
M_A_DQ<12>(19)
M_A_DQ<13>(19)
M_A_DQ<14>(19)
M_A_DQ<15>(19)
M_A_DQ<16>(19)
M_A_DQ<17>(19)
M_A_DQ<18>(19)
M_A_DQ<19>(19)
M_A_DQ<20>(19)
M_A_DQ<21>(19)
M_A_DQ<22>(19)
M_A_DQ<23>(19)
M_A_DQ<24>(19)
M_A_DQ<25>(19)
M_A_DQ<26>(19)
M_A_DQ<27>(19)
M_A_DQ<28>(19)
M_A_DQ<29>(19)
M_A_DQ<30>(19)
M_A_DQ<31>(19)
M_A_DQ<32>(19)
M_A_DQ<33>(19)
M_A_DQ<34>(19)
M_A_DQ<35>(19)
M_A_DQ<36>(19)
M_A_DQ<37>(19)
M_A_DQ<38>(19)
M_A_DQ<39>(19)
M_A_DQ<40>(19)
M_A_DQ<41>(19)
M_A_DQ<42>(19)
M_A_DQ<43>(19)
M_A_DQ<44>(19)
M_A_DQ<45>(19)
M_A_DQ<46>(19)
M_A_DQ<47>(19)
M_A_DQ<48>(19)
M_A_DQ<49>(19)
M_A_DQ<50>(19)
M_A_DQ<51>(19)
M_A_DQ<52>(19)
M_A_DQ<53>(19)
M_A_DQ<54>(19)
M_A_DQ<55>(19)
M_A_DQ<56>(19)
M_A_DQ<57>(19)
M_A_DQ<58>(19)
M_A_DQ<59>(19)
M_A_DQ<60>(19)
M_A_DQ<61>(19)
M_A_DQ<62>(19)
M_A_DQ<63>(19)
AL71
DDR0_DQ[0]
AL68
DDR0_DQ[1]
AN68
DDR0_DQ[2]
AN69
DDR0_DQ[3]
AL70
DDR0_DQ[4]
AL69
DDR0_DQ[5]
AN70
DDR0_DQ[6]
AN71
DDR0_DQ[7]
AR70
DDR0_DQ[8]
AR68
DDR0_DQ[9]
AU71
DDR0_DQ[10]
AU68
DDR0_DQ[11]
AR71
DDR0_DQ[12]
AR69
DDR0_DQ[13]
AU70
DDR0_DQ[14]
AU69
DDR0_DQ[15]
BB65
DDR0_DQ[16]/DDR0_DQ[32]
AW65
DDR0_DQ[17]/DDR0_DQ[33]
AW63
DDR0_DQ[18]/DDR0_DQ[34]
AY63
DDR0_DQ[19]/DDR0_DQ[35]
BA65
DDR0_DQ[20]/DDR0_DQ[36]
AY65
DDR0_DQ[21]/DDR0_DQ[37]
BA63
DDR0_DQ[22]/DDR0_DQ[38]
BB63
DDR0_DQ[23]/DDR0_DQ[39]
BA61
DDR0_DQ[24]/DDR0_DQ[40]
AW61
DDR0_DQ[25]/DDR0_DQ[41]
BB59
DDR0_DQ[26]/DDR0_DQ[42]
AW59
DDR0_DQ[27]/DDR0_DQ[43]
BB61
DDR0_DQ[28]/DDR0_DQ[44]
AY61
DDR0_DQ[29]/DDR0_DQ[45]
BA59
DDR0_DQ[30]/DDR0_DQ[46]
AY59
DDR0_DQ[31]/DDR0_DQ[47]
AY39
DDR0_DQ[32]/DDR1_DQ[0]
AW39
DDR0_DQ[33]/DDR1_DQ[1]
AY37
DDR0_DQ[34]/DDR1_DQ[2]
AW37
DDR0_DQ[35]/DDR1_DQ[3]
BB39
DDR0_DQ[36]/DDR1_DQ[4]
BA39
DDR0_DQ[37]/DDR1_DQ[5]
BA37
DDR0_DQ[38]/DDR1_DQ[6]
BB37
DDR0_DQ[39]/DDR1_DQ[7]
AY35
DDR0_DQ[40]/DDR1_DQ[8]
AW35
DDR0_DQ[41]/DDR1_DQ[9]
AY33
DDR0_DQ[42]/DDR1_DQ[10]
AW33
DDR0_DQ[43]/DDR1_DQ[11]
BB35
DDR0_DQ[44]/DDR1_DQ[12]
BA35
DDR0_DQ[45]/DDR1_DQ[13]
BA33
DDR0_DQ[46]/DDR1_DQ[14]
BB33
DDR0_DQ[47]/DDR1_DQ[15]
AY31
DDR0_DQ[48]/DDR1_DQ[32]
AW31
DDR0_DQ[49]/DDR1_DQ[33]
AY29
DDR0_DQ[50]/DDR1_DQ[34]
AW29
DDR0_DQ[51]/DDR1_DQ[35]
BB31
DDR0_DQ[52]/DDR1_DQ[36]
BA31
DDR0_DQ[53]/DDR1_DQ[37]
BA29
DDR0_DQ[54]/DDR1_DQ[38]
BB29
DDR0_DQ[55]/DDR1_DQ[39]
AY27
DDR0_DQ[56]/DDR1_DQ[40]
AW27
DDR0_DQ[57]/DDR1_DQ[41]
AY25
DDR0_DQ[58]/DDR1_DQ[42]
AW25
DDR0_DQ[59]/DDR1_DQ[43]
BB27
DDR0_DQ[60]/DDR1_DQ[44]
BA27
DDR0_DQ[61]/DDR1_DQ[45]
BA25
DDR0_DQ[62]/DDR1_DQ[46]
BB25
DDR0_DQ[63]/DDR1_DQ[47]
SKL-U_BGA1356
<BOM Structure>
I
nterleaved
KL-U
DR CH - B
D
S
3 OF 20
UC1C
AF65
DDR1_DQ[0]/DDR0_DQ[16]
AF64
DDR1_DQ[1]/DDR0_DQ[17]
AK65
DDR1_DQ[2]/DDR0_DQ[18]
AK64
DDR1_DQ[3]/DDR0_DQ[19]
AF66
DDR1_DQ[4]/DDR0_DQ[20]
AF67
DDR1_DQ[5]/DDR0_DQ[21]
AK67
DDR1_DQ[6]/DDR0_DQ[22]
AK66
DDR1_DQ[7]/DDR0_DQ[23]
AF70
DDR1_DQ[8]/DDR0_DQ[24]
AF68
DDR1_DQ[9]/DDR0_DQ[25]
AH71
DDR1_DQ[10]/DDR0_DQ[26]
AH68
DDR1_DQ[11]/DDR0_DQ[27]
AF71
DDR1_DQ[12]/DDR0_DQ[28]
AF69
DDR1_DQ[13]/DDR0_DQ[29]
AH70
DDR1_DQ[14]/DDR0_DQ[30]
AH69
DDR1_DQ[15]/DDR0_DQ[31]
AT66
DDR1_DQ[16]/DDR0_DQ[48]
AU66
DDR1_DQ[17]/DDR0_DQ[49]
AP65
DDR1_DQ[18]/DDR0_DQ[50]
AN65
DDR1_DQ[19]/DDR0_DQ[51]
AN66
DDR1_DQ[20]/DDR0_DQ[52]
AP66
DDR1_DQ[21]/DDR0_DQ[53]
AT65
DDR1_DQ[22]/DDR0_DQ[54]
AU65
DDR1_DQ[23]/DDR0_DQ[55]
AT61
DDR1_DQ[24]/DDR0_DQ[56]
AU61
DDR1_DQ[25]/DDR0_DQ[57]
AP60
DDR1_DQ[26]/DDR0_DQ[58]
AN60
DDR1_DQ[27]/DDR0_DQ[59]
AN61
DDR1_DQ[28]/DDR0_DQ[60]
AP61
DDR1_DQ[29]/DDR0_DQ[61]
AT60
DDR1_DQ[30]/DDR0_DQ[62]
AU60
DDR1_DQ[31]/DDR0_DQ[63]
AU40
DDR1_DQ[32]/DDR1_DQ[16]
AT40
DDR1_DQ[33]/DDR1_DQ[17]
AT37
DDR1_DQ[34]/DDR1_DQ[18]
AU37
DDR1_DQ[35]/DDR1_DQ[19]
AR40
DDR1_DQ[36]/DDR1_DQ[20]
AP40
DDR1_DQ[37]/DDR1_DQ[21]
AP37
DDR1_DQ[38]/DDR1_DQ[22]
AR37
DDR1_DQ[39]/DDR1_DQ[23]
AT33
DDR1_DQ[40]/DDR1_DQ[24]
AU33
DDR1_DQ[41]/DDR1_DQ[25]
AU30
DDR1_DQ[42]/DDR1_DQ[26]
AT30
DDR1_DQ[43]/DDR1_DQ[27]
AR33
DDR1_DQ[44]/DDR1_DQ[28]
AP33
DDR1_DQ[45]/DDR1_DQ[29]
AR30
DDR1_DQ[46]/DDR1_DQ[30]
AP30
DDR1_DQ[47]/DDR1_DQ[31]
AU27
DDR1_DQ[48]
AT27
DDR1_DQ[49]
AT25
DDR1_DQ[50]
AU25
DDR1_DQ[51]
AP27
DDR1_DQ[52]
AN27
DDR1_DQ[53]
AN25
DDR1_DQ[54]
AP25
DDR1_DQ[55]
AT22
DDR1_DQ[56]
AU22
DDR1_DQ[57]
AU21
DDR1_DQ[58]
AT21
DDR1_DQ[59]
AN22
DDR1_DQ[60]
AP22
DDR1_DQ[61]
AP21
DDR1_DQ[62]
AN21
DDR1_DQ[63]
SKL-U_BGA1356
<BOM Structure>
R
ev_0.5 3Rev_0.5 3
DDR1_CKN[0]
DDR1_CKN[1]
DDR1_CKP[0]
DDR1_CKP[1]
DDR1_CKE[0]
DDR1_CKE[1]
DDR1_CKE[2]
DDR1_CKE[3]
DDR1_CS#[0]
DDR1_CS#[1]
DDR1_ODT[0]
DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5]
DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[9]
DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6]
DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[8]
DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[7]
DDR1_BA[2]/DDR1_CAA[5]/DDR1_BG[0]
DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[12]
DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[11]
DDR1_MA[15]/DDR1_CAA[8]/DDR1_ACT#
DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1]
DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[13]
DDR1_CAS#/DDR1_CAB[1]/DDR1_MA[15]
DDR1_WE#/DDR1_CAB[2]/DDR1_MA[14]
DDR1_RAS#/DDR1_CAB[3]/DDR1_MA[16]
DDR1_BA[0]/DDR1_CAB[4]/DDR1_BA[0]
DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[2]
DDR1_BA[1]/DDR1_CAB[6]/DDR1_BA[1]
DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10]
DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[1]
DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0]
DDR1_ODT[1]
DDR1_MA[3]
DDR1_MA[4]
DDR1_DQSN[0]/DDR0_DQSN[2]
DDR1_DQSP[0]/DDR0_DQSP[2]
DDR1_DQSN[1]/DDR0_DQSN[3]
DDR1_DQSP[1]/DDR0_DQSP[3]
DDR1_DQSN[2]/DDR0_DQSN[6]
DDR1_DQSP[2]/DDR0_DQSP[6]
DDR1_DQSN[3]/DDR0_DQSN[7]
DDR1_DQSP[3]/DDR0_DQSP[7]
DDR1_DQSN[4]/DDR1_DQSN[2]
DDR1_DQSP[4]/DDR1_DQSP[2]
DDR1_DQSN[5]/DDR1_DQSN[3]
DDR1_DQSP[5]/DDR1_DQSP[3]
DDR1_DQSN[6]
DDR1_DQSP[6]
DDR1_DQSN[7]
DDR1_DQSP[7]
DDR1_ALERT#
DDR1_PAR
DRAM_RESET#
DDR_RCOMP[0]
DDR_RCOMP[1]
DDR_RCOMP[2]
AN45
AN46
AP45
AP46
AN56
AP55
AN55
AP53
BB42
AY42
BA42
AW42
AY48
AP50
BA48
BB48
AP48
AP52
AN50
AN48
AN53
AN52
RM98
BA43
AY43
AY44
AW44
BB44
AY47
BA44
AW46
AY46
BA46
BB46
BA47
AH66
AH65
AG69
AG70
AR66
AR65
AR61
AR60
AT38
AR38
AT32
AR32
AR25
AR27
AR22
AR21
AN43
AP43
AT13
AR18
AT18
AU18
R0402_N
5%
DDR4_DRAMRST_N
SM_RCOMP0
SM_RCOMP1
SM_RCOMP2
RM1
100R
1%
R0402_N
I
0R
I
80.6R
R0402_N
M_B_DIM0_CK0_DDR1_DN
M_B_DIM0_CK1_DDR1_DN
M_B_DIM0_CK0_DDR1_DP
M_B_DIM0_CK1_DDR1_DP
M_B_DIM0_CKE0
M_B_DIM0_CKE1 (20)
M_B_DIM0_CS0_N
M_B_DIM0_CS1_N (20)
M_B_DIM0_ODT0
M_B_DIM0_ODT1 (20)
M_B_A5
M_B_A9
M_B_A6
M_B_A8
M_B_A7
M_B_BG0
M_B_A12
M_B_A11
M_B_ACT_N
M_B_BG1
M_B_A13
M_B_A15_CAS_N
M_B_A14_WE_N
M_B_A16_RAS_N
M_B_BA0
M_B_A2
M_B_BA1
M_B_A10_AP
M_B_A1
M_B_A0
M_B_A3
M_B_A4
M_B_DQS_DN<0>
M_B_DQS_DP<0>
M_B_DQS_DN<1>
M_B_DQS_DP<1>
M_B_DQS_DN<2> (20)
M_B_DQS_DP<2>
M_B_DQS_DN<3> (20)
M_B_DQS_DP<3> (20)
M_B_DQS_DN<4> (20)
M_B_DQS_DP<4> (20)
M_B_DQS_DN<5> (20)
M_B_DQS_DP<5> (20)
M_B_DQS_DN<6>
M_B_DQS_DP<6>
M_B_DQS_DN<7>
M_B_DQS_DP<7>
DDR1_B_ALERT_N
DDR1_B_PARITY
DDR4_DRAMRST_N
RM2
1%
I
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
RM3
121R
1%
R0402_N
I
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(20)
(19)
+V3P3A+V1P2U_VDDQ
D
efault
Default
DefaultDefault
4
Gb or 8GbMemory size
RM95,RM96,R M97,RM9 8
DRAM M9 pin
DRAM E9 pin
SOC RCOMP0
A A
need uninstall
RM99,RM100
need install
RM79,RM81,R M83,RM8 5,
RM87,RM89,R M91,RM9 3
need install 0 ohm
RM3 121 ohm
need install
5
16Gb
R
M95,RM96,R M97,RM9 8
need install
RM99,RM100
need uninstall
RM79,RM81,R M83,RM8 5,
RM87,RM89,R M91,RM9 3
need install 240 ohm
+V3P3A
+V1P2U_VDDQ
page4,19,2 0
page19,20
page4
(3,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V3P3A
+V1P2U_VDDQ
(10,19,20,21,61,68)
4
DDR_VTT_CTRL
NC1VCC
2
A
3
GND
U74AUP1G07G-AL5-R
sot_353
I
UM10
Y
CM1
0.1uF 10V 10%
C0402
X5R
I
5
4
3
RM4
100K
5%
R0402
I
SM_PG_CTRL
(61)
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
S
Size
ize
ize
T
T
Title:
itle:
itle:
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
2
Date : Sheet
ngineer :
KBL-U(2/12)DDR4
KBL-U(2/12)DDR4
KBL-U(2/12)DDR4
1
330S-KBL Series
Luffy
Luffy
Luffy
o
4
4
o
4 81Tuesday, September 26, 2017
f
f
f
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 5
Vinafix.com
5
4
3
2
1
S
UC1E
S
PI - FLASH
SPI0_CLK
SPI0_MISO
SPI0_MOSI
SPI0_IO2
SPI0_IO3
SPI0_CS0#
SPI0_CS1#
SPI0_CS2#
SPI - TOUCH
GPP_D1/SPI1_CLK
GPP_D2/SPI1_MISO
GPP_D3/SPI1_MOSI
GPP_D21/SPI1_IO2
GPP_D22/SPI1_IO3
GPP_D0/SPI1_CS#
C LINK
CL_CLK
CL_DATA
CL_RST#
GPP_A0/RCIN#
GPP_A6/SERIRQ
SKL-U_BGA1356
<BOM Structure>
+V3P3A
(3,4,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V3P3SX
(6,7,8,9,10,20,25,26,27,28,30,35,36,43,46,50,52)
FLASH_SPI_CLK(24,50)
FLASH_SPI_MISO(24,50)
S
PI Flash
D D
FLASH_SPI_MOSI(24,50)
FLASH_SPI_IO2(24)
FLASH_SPI_IO3(24)
FLASH_SPI_CS0_N(24,50)
+V3P3SX
R1066
5
/9 EC_KBR ST# Add PU R1066 10K ohm +V3P3SX
10K
5%
R0402_N
I
EC_KBRST#(50)
To EC
LPC_SERIRQ(50)
L
PC Mode
AW3
AW2
AW13
AY11
AV2
AV3
AU4
AU3
AU2
AU1
M2
M3
J4
V1
V2
M1
G3
G2
G1
+V3P3A
LPC_SERIRQ
IR0402
C C
R1059
5
/9 Page50 EC pin24 BAT_CHGOK_LED_N change to EC_KBRST#,connect to SOC pin AW13(RCIN)
5/9 Page50 EC pin24 BAT_CHGOK_LED_N change to EC_KBRST#,connect to SOC pin AW13(RCIN)
5/9 Page50 EC pin24 BAT_CHGOK_LED_N change to EC_KBRST#,connect to SOC pin AW13(RCIN)5/9 Page50 EC pin24 BAT_CHGOK_LED_N change to EC_KBRST#,connect to SOC pin AW13(RCIN)
5%
10K
+V3P3A
+V3P3SX
KL-U
R
SMBUS, SMLINK
GPP_B23/SML1ALERT#/PCHHOT#
LPC
GPP_A5/LFRAME#/ESPI_CS#
GPP_A14/SUS_STAT#/ESPI_RESET#
GPP_A9/CLKOUT_LPC0/ESPI_CLK
5 OF 20
ev_0. 53
GPP_C0/SMBCLK
GPP_C1/SMBDATA
GPP_C2/SMBALERT#
GPP_C3/SML0CLK
GPP_C4/SML0DATA
GPP_C5/SML0ALERT#
GPP_C6/SML1CLK
GPP_C7/SML1DATA
GPP_A1/LAD0/ESPI_IO0
GPP_A2/LAD1/ESPI_IO1
GPP_A3/LAD2/ESPI_IO2
GPP_A4/LAD3/ESPI_IO3
GPP_A10/CLKOUT_LPC1
GPP_A8/CLKRUN#
R7
R8
STRAP_GPP_C2
R10
SML0_CLK
R9
SML0_DATA
W2
STRAP_GPP_C5
W1
SML1_CLK_R
W3
SML1_DATA_R
V3
THERMAL_ALERT#_R
AM7
AY13
BA13
BB13
AY12
BA12
TP_PM_SUS_STAT_N
BA11
LPC_CLK_EC_R
AW9
LPC_CLK_PRT80_R
AY9
AW11
SODIMM0_1_SMB_CLK_R
SODIMM0_1_SMB_DATA_R
TP9998
TP9999
R9861
R9862
R9863
TP1052
I
R1064
I
R1065
PM_CLKRUN_N
(20)
(20)
IR0402_N
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_FRAME_N
5%
5%
(50)
5%
5%
5%
(43,50)
(43,50)
(43,50)
(43,50)
IR0402_N
NIR0402_N
(43,50)
LPC_CLK_EC
LPC_CLK_PRT80
0R
0R
0R
3
/2 R9863 c hange to NI,THERMAL HW shutdown
R0402
22R
R0402
22R
+V3P3A
R1061
8.2K
R0402
PM_CLKRUN_N
5%
I
R1073
1K
R0402
5%
NI
+V3P3A +V3P3A
R1055
1K
R0402
5%
NI
WLAN /EC
(50)
(43)
R1053
100K
R0402
5%
NI
THERMAL_ALERT#
+V3P3A
R9872
10K
5%
R0402_N
I
+V3P3A
(29)
R9873
10K
5%
R0402_N
I
B B
A A
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
KBL-U(3/12)SPI,ESPI,SMB,LPC
KBL-U(3/12)SPI,ESPI,SMB,LPC
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
5
4
3
2
Date : Sheet
KBL-U(3/12)SPI,ESPI,SMB,LPC
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
1
Re v
R
R
ev
ev
V01
V01
5
5
5 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 6
Vinafix.com
5
4
3
2
1
To Enable ME Override
ME_Flash_EN(50)
D
D D
HDA_SYNC_SOC
IR0402
33R
33R
33R
33R
5%
HDA_BCLK
NIR0402
5%
STRAP_HDA_SDO_SOC
IR0402
5%
HDA_RST_N_SOC
IR0402
5%
HDA_SDI0(46)
HDA_SYNC_SOC
HDA_BCLK
STRAP_HDA_SDO_SOC
HDA_SDI0
HDA_RST_N_SOC
HDA_SYNC(46)
HDA_BCLK_R(46)
STRAP_HDA_SDO(46)
TP10056
C C
RC393
R1086
RC395
RC394
Note: RESET# is not required for the ALC3240.
H
DA for AUDIO
WIFI_DISABLE_N(43)
+V3P3SX
R1052
100K
5%
NIR0402
HDA_SPKR(46)
1/4 Connect codec
ifference with armour
Add EC to enable ME override
+V3P3A
R1054
1K
R0402
5%
NI
UC1G
BA22
HDA_SYNC/I2S0_SFRM
AY22
HDA_BLK/I2S0_SCLK
BB22
HDA_SDO/I2S0_TXD
BA21
HDA_SDI0/I2S0_RXD
AY21
HDA_SDI1/I2S1_RXD
AW22
HDA_RST#/I2S1_SCLK
J5
GPP_D23/I2S_MCLK
AY20
I2S1_SFRM
AW20
I2S1_TXD
AK7
GPP_F1/I2S2_SFRM
AK6
GPP_F0/I2S2_SCLK
AK9
GPP_F2/I2S2_TXD
AK10
GPP_F3/I2S2_RXD
H5
GPP_D19/DMIC_CLK0
D7
GPP_D20/DMIC_DATA0
D8
GPP_D17/DMIC_CLK1
C8
GPP_D18/DMIC_DATA1
AW5
GPP_B14/SPKR
SKL-U_BGA1356
<BOM Structure>
A
UDIO
R9848
5/23 R9848 install,BIOS request
0R
5%
S
KL-U
STRAP_HDA_SDO_SOC
IR0402_N
7 OF 20
SDIO/SDXC
GPP_G1/SD_DATA0
GPP_G2/SD_DATA1
GPP_G3/SD_DATA2
GPP_G4/SD_DATA3
GPP_A17/SD_PWR_EN#/ISH_GP7
GPP_A16/SD_1P8_SEL
R
ev_0. 53
GPP_G0/SD_CMD
GPP_G5/SD_CD#
GPP_G6/SD_CLK
GPP_G7/SD_WP
SD_RCOMP
GPP_F23
AB11
AB13
AB12
W12
W11
W10
W8
W7
BA9
BB9
AB7
AF13
TP_SD_WP
SDMMC_RCOMP
R9864
R1015
200R
0R
5%
IR0402
1%
Add 0ohm NI
Difference with armour
NIR0402_N
+V3P3A
+V3P3SX
B B
A A
5
+V3P3A
(3,4,5,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V3P3SX
(5,7,8,9,10,20,25,26,27,28,30,35,36,43,46,50,52)
5/10 Del TP1055,TP1056,TP1057,TP1058 ,TP1059,TP1060,TP1016,TP1017,
MIPI defferential don't test point
4
UC1I
CSI-2
A36
CSI2_DN0
B36
CSI2_DP0
C38
CSI2_DN1
D38
CSI2_DP1
C36
CSI2_DN2
D36
CSI2_DP2
A38
CSI2_DN3
B38
CSI2_DP3
C31
CSI2_DN4
D31
CSI2_DP4
C33
CSI2_DN5
D33
CSI2_DP5
A31
CSI2_DN6
B31
CSI2_DP6
A33
CSI2_DN7
B33
CSI2_DP7
A29
CSI2_DN8
B29
CSI2_DP8
C28
CSI2_DN9
D28
CSI2_DP9
A27
CSI2_DN10
B27
CSI2_DP10
C27
CSI2_DN11
D27
CSI2_DP11
SKL-U_BGA1356
<BOM Structure>
S
KL_ULT
9 OF 20
GPP_D4/FLASHTRIG
E
MMC
GPP_F13/EMMC_DATA0
GPP_F14/EMMC_DATA1
GPP_F15/EMMC_DATA2
GPP_F16/EMMC_DATA3
GPP_F17/EMMC_DATA4
GPP_F18/EMMC_DATA5
GPP_F19/EMMC_DATA6
GPP_F20/EMMC_DATA7
GPP_F21/EMMC_RCLK
GPP_F22/EMMC_CLK
GPP_F12/EMMC_CMD
EMMC_RCOMP
3
Rev_0 .53
CSI2_CLKN0
CSI2_CLKP0
CSI2_CLKN1
CSI2_CLKP1
CSI2_CLKN2
CSI2_CLKP2
CSI2_CLKN3
CSI2_CLKP3
CSI2_COMP
C37
D37
C32
D32
C29
D29
B26
A26
CSI2_COMP
E13
CSI2_FLASH_STROBE
B7
AP2
AP1
AP3
AN3
AN1
AN2
AM4
AM1
AM2
AM3
AP4
EMMC_RCOMP
AT1
R1013
R1014
100R
TP1061
3/18 Add TP1061
200R
IR0402
1%
IR0402
1%
Luffy
Luffy
Luffy
1
330S-KBL Series
Re v
R
R
ev
ev
V01
V01
6
6
6 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
KBL-U(4/12)HDA,EMMC,SD
KBL-U(4/12)HDA,EMMC,SD
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
2
Date : Sheet
KBL-U(4/12)HDA,EMMC,SD
ngineer:
Page 7
Vinafix.com
5
+3V_PRIM
R9866
R9865
D D
10K
5%
R0402_N
I
R1088
10K
5%
R0402_N
NI
D
ifference with armour
Modify HW _ID
C C
+V1P0A_VCCPRIM
10K
5%
R0402_N
I
R1089
10K
5%
R0402_N
NI
+V3P3A
+V3P3SX
+RTCVCC
+3V_PRIM
+1.0V_VCCST
R10889
10K
5%
R0402_N
I
R10888
10K
5%
R0402_N
NI
Difference with armour
Modify HW _ID
HW_ID0
HW_ID1
HW_ID2
HW_ID2
(3)
+V1P0A_VCCPRIM
+V3P3A
+V3P3SX
+RTCVCC
+3V_PRIM
+1.0V_VCCST
(14)
(3,4,5,6,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
(5,6,8,9,10,20,25,26,27,28,30,35,36,43,46,50,52)
(11)
(8,11)
(3,10,12,14,66)
PCIE_REFCLK_SSD_DN(26)
PCIE_REFCLK_SSD_DP(26)
SSD_CLK_REQ_N(26)
CLK_PCIE_GPU#(74)
CLK_PCIE_GPU(74)
GPU_CLKREQ#(76)
S
D
LAN
PCIE_REFCLK_WLAN_DN_R(43)
PCIE_REFCLK_WLAN_DP_R(43)
W
+V3P3SX+V3P3A
R1093
R1071
2.2K
2.2K
5%
5%
R0402_N
R0402_N
I
B B
NI
PM_SYSRST_N
RSMRST_N
R1079
100K
5%
R0402_N
I
PLT_RST_N(26,43,50,74)
RSMRST_N(50)
TP1021
SYS_PWROK(50)
IMVP_PCH_PWRGD(50)
TP1081
TP1048
PCIE_WAKE_PCH_N(26,43)
+V3P3A
R1041 10K
WLAN_CLK_REQ_N(43)
4
SSD
TP10057
PM_SYSRST_N
TP_CPUPWRGD
H_VCCST_PWRGD
RSMRST_N
TP_SUS_PWR_DN_ACK
TP_SUSACK_N
IR0402_N 5%
R9887
R9888
C
lose to SOC
GPU_CLKREQ#
5%
0R
5%
0R
+V3P3SX
R10050
10K
5%
R0402_N
I
UC1K
AN10
GPP_B13/PLTRST#
B5
SYS_RESET#
AY17
RSMRST#
A68
PROCPWRGD
B65
VCCST_PWRGD
B6
SYS_PWROK
BA20
PCH_PWROK
BB20
DSW_PWROK
AR13
GPP_A13/SUSWARN#/SUSPWRDNACK
AP11
GPP_A15/SUSACK#
BB15
WAKE#
AM15
GPD2/LAN_WAKE#
AW17
GPD11/LANPHYPC
AT15
GPD7/RSVD
SKL-U_BGA1356
<BOM Structure>
PCIE_REFCLK_SSD_DN_R
IR0402_N
PCIE_REFCLK_SSD_DP_R
IR0402_N
HW_ID0
HW_ID1
GPU_CLKREQ#
PCIE_REFCLK_WLAN_DN_R
PCIE_REFCLK_WLAN_DP_R
YSTEM POWER MANAGEMENT
S
KL-U
S
11 OF 20
UC1J
D42
CLKOUT_PCIE_N0
C42
CLKOUT_PCIE_P0
AR10
GPP_B5/SRCCLKREQ0#
B42
CLKOUT_PCIE_N1
A42
CLKOUT_PCIE_P1
AT7
GPP_B6/SRCCLKREQ1#
D41
CLKOUT_PCIE_N2
C41
CLKOUT_PCIE_P2
AT8
GPP_B7/SRCCLKREQ2#
D40
CLKOUT_PCIE_N3
C40
CLKOUT_PCIE_P3
AT10
GPP_B8/SRCCLKREQ3#
B40
CLKOUT_PCIE_N4
A40
CLKOUT_PCIE_P4
AU8
GPP_B9/SRCCLKREQ4#
E40
CLKOUT_PCIE_N5
E38
CLKOUT_PCIE_P5
AU7
GPP_B10/SRCCLKREQ5#
SKL-U_BGA1356
<BOM Structure>
3
Rev_0.5 3
GPP_B12/SLP_S0#
GPD4/SLP_S3#
GPD5/SLP_S4#
GPD10/SLP_S5#
SLP_SUS#
SLP_LAN#
GPD9/SLP_WLAN#
GPD6/SLP_A#
GPD3/PWRBTN#
GPD1/ACPRESENT
GPD0/BATLOW#
GPP_A11/PME#
INTRUDER#
GPP_B11/EXT_PWR_GATE#
GPP_B2/VRALERT#
KL_ULT
S
CLOCK SIGNALS
10 OF 20
SRTCRST_EC(50)
AT11
AP15
BA16
AY16
AN15
AW15
BB17
AN16
BA15
AY15
AU13
AU11
AP16
AM10
AM11
SLP_S0_N
SLP_SUS_N
SLP_A_N
AC_PRESENT_R
PME_N
SM_INTRUDER_N
EXT_PWR_GATEB
R200_PWR_EN
R
ev_0.5 3
GPD8/SUSCLK
XTAL24_IN
XTAL24_OUT
XCLK_BIASREF
RTCX1
RTCX2
SRTCRST#
RTCRST#
R9883
10K
5%
R0402_N
I
TP9996
F43
E43
BA17
E37
E35
E42
AM18
AM20
AN18
AM16
SLP_S3_SOC
SLP_S4_SOC
SLP_S5_SOC
CLKOUT_ITPXDP_N
CLKOUT_ITPXDP_P
1
/13 Add RTC reset circuit.
SLP_SUS_N
TP9997
PM_PWRBTN_R_N
PM_BATLOW_N
TP1025
TP1022
XTAL_24M_SOC_IN
XTAL_24M_SOC_OUT
XCLK_BIASREF
XTAL_32K_SOC_IN
XTAL_32K_SOC_OUT
SRTC_RST_N
RTC_RST_N
R9885
R9884
D
Q8209
2N7002 250mA 60V
S
sot_323_dgs
G
I
(50)
(50)
(50)
(11)
(50)
(50)
2
R1019
0R
5%
0R
5%
PM_BATLOW_N
+3V_PRIM
R1020
10K
5%
R0402_N
I
NIR0402_N
IR0402_N
SUS_CLK
2.7K
SRTC_RST_N
RTC_RST_N
+V3P3A
R1072
10K
5%
R0402_N
I
XTAL_24M_SOC_IN
XTAL_24M_SOC_OUT
(43,50)
+V1P0A_VCCPRIM
1%
IR0402
RTC_RST_N
H_VCCST_PWRGD
IMVP_PCH_PWRGD
0R
R10910
L9518
B2
B1
A2
A1
SDCW2012C-2-900TF
0R
R10909
C1250
8.2pF 50V 0.1pF
C0402_N
U22
XTAL_32K_SOC_OUT
XTAL_32K_SOC_IN
+RTCVCC
R1058
20K
5%
R0402_N
I
SRTC_RST_N SM_INTRUDER_N
C1254
1uF 6.3V 10%
X5R
C0402_N
I
C
A
CR1003
R9886
RB521C30 100mA 30v
100K
SOD-923
5%
I
R0402_N
NI
1
U22R0402_N5%
NI
U22R0402_N5%
1M
R1057
5%
R0402
NPO
Y1001
ND
3
Y34Y4
24MHZ 10PPM
X4S32X25
U22
U22
G
1
Y12Y2
GND
3/10 Change C1249,C1250 from 22pF to 8.2pF
10M
R1056
5%
IR0402
Y1000
1 2
32.768KHz +/-20ppm
CRY2_3215
C1251
15pF 50V 5%
NPO
C0402_N
I
I
5
/22 change CAPs
3/10 Change Y1000 from seiko to HOSONIC
3/10 Change C 1251,C1252 from 18p F to 12pF
3/21 Change C1251,C1252 from 12pF to 15pF,
hosonic & seiko share
R1060
20K
5%
R0402_N
I
C1253
1uF 6.3V 10%
X5R
C0402_N
I
+1.0V_VCCST
1K
R1044
R0402_N 5%
I
C1249
8.2pF 50V 0.1pF
NPO
C0402_N
U22
C1252
15pF 50V 5%
C0402_N
R1062
1M
5%
R0402_N
I
NPO
I
+V3P3A
VR_PWRGD(29,66)
A A
R1042
5%
IR0402_N
2/24 Add R1042 ,VR_PWRGD connect to SOC and EC
AC_PRESENT(50)
AC_PRES(50,59)
C
HG_ACOK change to ACPRES
from Charger IC
R1046
R0402_N 5%
R1047
IMVP_PCH_PWRGD
0R
R1048
100K
5%
R0402_N
I
0R
I
0R
AC_PRESENT_R
5%
NIR0402_N
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
Size
S
ize
ize
T
Title:
T
itle:
itle:
Custom
Custom
Custom
Date : Sheet
Date : Sheet
5
4
3
2
Date : Sheet
ngineer :
KBL-U(5/12)CLK,GPIO
KBL-U(5/12)CLK,GPIO
KBL-U(5/12)CLK,GPIO
1
330S-KBL Series
Luffy
Luffy
Luffy
7
o
7 81Tuesday, September 26, 2017
o
7
o
f
f
f
R
Re v
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 8
Vinafix.com
5
LCDBLK_OFF(36,50)
GC6_FB_EN_3.3(50)
+V3P3A
TP1009
R1051
DGPU_HOLD_RST#(50,74)
WLAN_RST(43)
UART2_RXD(56)
UART2_TXD(56)
R10095
5/23 confirm BIOS, not used LID
TOUCH_PAD_DAT0(50)
TOUCH_PAD_CLK0(50)
+3V_PRIM
(7,11)
+V3P3SX
(5,6,7,9,10,20,25,26,27,28,30,35,36,43,46,50,52)
+V3P3A
(3,4,5,6,7,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
R10046
5%
R10075
5%
+3V_PRIM
+V3P3SX
R0402_N
R0402_N
+V3P3SX
10K
DIS
10K
NI
RI91 0R
R0402_N 5%
I
UART for debug
A
dd the GPIO for Hall sensor
D D
PX_EN(50,68)
C C
+V3P3A
GPU_EVENT#(76)
100K
5%
TP_STRAP_GPP_B18
STRAP_GPP_B22
NIR0402_N
PX_EN_C
0R
GPU_EVENT#_SOC
4
S
UC1F
L
AN8
AP7
AP8
AR7
AM5
AN7
AP5
AN5
R0402_N5%
AB1
I
AB2
W4
AB3
AD1
AD2
AD3
AD4
U7
U6
U8
U9
AH9
AH10
AH11
AH12
AF11
AF12
D6607BAT54WSSOD_323DIS
PSS ISH
GPP_B15/GSPI0_CS#
GPP_B16/GSPI0_CLK
GPP_B17/GSPI0_MISO
GPP_B18/GSPI0_MOSI
GPP_B19/GSPI1_CS#
GPP_B20/GSPI1_CLK
GPP_B21/GSPI1_MISO
GPP_B22/GSPI1_MOSI
GPP_C8/UART0_RXD
GPP_C9/UART0_TXD
GPP_C10/UART0_RTS#
GPP_C11/UART0_CTS#
GPP_C20/UART2_RXD
GPP_C21/UART2_TXD
GPP_C22/UART2_RTS#
GPP_C23/UART2_CTS#
GPP_C16/I2C0_SDA
GPP_C17/I2C0_SCL
GPP_C18/I2C1_SDA
GPP_C19/I2C1_SCL
GPP_F4/I2C2_SDA
GPP_F5/I2C2_SCL
GPP_F6/I2C3_SDA
GPP_F7/I2C3_SCL
GPP_F8/I2C4_SDA
GPP_F9/I2C4_SCL
SKL-U_BGA1356
<BOM Structure>
GPU_EVENT#_SOC
KL-U
6 OF 20
3
R
ev_0.5 3
GPP_D9
GPP_D10
GPP_D11
GPP_D12
GPP_D5/ISH_I2C0_SDA
GPP_D6/ISH_I2C0_SCL
GPP_D7/ISH_I2C1_SDA
GPP_D8/ISH_I2C1_SCL
GPP_F10/I2C5_SDA/ISH_I2C2_SDA
GPP_F11/I2C5_SCL/ISH_I2C2_SCL
GPP_D13/ISH_UART0_RXD/SML0BDATA/I2C4B_SDA
GPP_D14/ISH_UART0_TXD/SML0BCLK/I2C4B_SCL
GPP_D15/ISH_UART0_RTS#
GPP_D16/ISH_UART0_CTS#/SML0BALERT#
GPP_C12/UART1_RXD/ISH_UART1_RXD
GPP_C13/UART1_TXD/ISH_UART1_TXD
GPP_C14/UART1_RTS#/ISH_UART1_RTS#
GPP_C15/UART1_CTS#/ISH_UART1_CTS#
GPP_A18/ISH_GP0
GPP_A19/ISH_GP1
GPP_A20/ISH_GP2
GPP_A21/ISH_GP3
GPP_A22/ISH_GP4
GPP_A23/ISH_GP5
GPP_A12/BM_BUSY#/ISH_GP6
M
emory Dectection
MEM_DEC0
MEM_DEC1
MEM_DEC2
P2
P3
P4
P1
M4
N3
N1
N2
AD11
AD12
U1
U2
U3
U4
AC1
AC2
AC3
AB4
AY8
BA8
BB7
BA7
AY7
AW7
AP13
TP9995
MEM_DEC0
MEM_DEC1
MEM_DEC2
ALS_INT_N
GYROSCOPE_INT
TP9994
SSD_PEDET
TP8210
TP8211
TOUCH_PAD_INT
2
(26)
(50)
1
+3V_PRIM +3V_PRIM +3V_PRIM
R9803
10K
1%
R0402_N
NI
R9804
10K
1%
R0402_N
I
S
amsung_ 4GB Samsung_ 8GBMicron_4GB Micron_8GBHynix _4GB Hynix _8GB Samsung_16 GB Micron_16GB
0
0
0 0
1
0
0
1
0
R9801
10K
1%
R0402_N
NI
R9802
10K
1%
R0402_N
I
1
1
0
0
0
1
D
efault
Default
DefaultDefault
1
0
1
R9806
10K
1%
R0402_N
I
R9807
10K
1%
R0402_N
NI
0
1
1
MEM_DEC2MEM_DEC0 MEM_DEC1
1
1
1
B B
A A
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
Size
S
ize
ize
T
Title:
T
itle:
itle:
Custom
Custom
Custom
Date : Sheet
Date : Sheet
5
4
3
2
Date : Sheet
ngineer :
KBL-U(6/12)GPIO
KBL-U(6/12)GPIO
KBL-U(6/12)GPIO
1
330S-KBL Series
Luffy
Luffy
Luffy
8
o
8
o
o
8 81Tuesday, September 26, 2017
f
f
f
R
Re v
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 9
Vinafix.com
5
PCIE_CRX_GTX_N0(74)
PCIE_CRX_GTX_P0(74)
PCIE_CTX_GRX_N0(74)
PCIE_CTX_GRX_P0(74)
D D
GPU x4
PCIE_CRX_GTX_N1(74)
PCIE_CRX_GTX_P1(74)
PCIE_CTX_GRX_N1(74)
PCIE_CTX_GRX_P1(74)
PCIE_CRX_GTX_N2(74)
PCIE_CRX_GTX_P2(74)
PCIE_CTX_GRX_N2(74)
PCIE_CTX_GRX_P2(74)
PCIE_CRX_GTX_N3(74)
PCIE_CRX_GTX_P3(74)
PCIE_CTX_GRX_N3(74)
PCIE_CTX_GRX_P3(74)
0.22uF 10V 10%
C9978
C9979
0.22uF 10V 10%
C9588
0.22uF 10V 10%
C9589
0.22uF 10V 10%
0.22uF 10V 10%
C9590
C9591 0.22uF 10V 10%
C9592
0.22uF 10V 10%
C9980
0.22uF 10V 10%
SD Card
PCIE_WLAN_LN0_RX_SOC_DN(43)
NGFF WIFI Module
HD D
C C
PCIE9_SSD_RX_DN(26)
PCIE9_SSD_RX_DP(26)
PCIE9_SSD_TX_DN_C(26)
PCIE9_SSD_TX_DP_C(26)
PCIE10_SSD_RX_DN(26)
PCIE10_SSD_RX_DP(26)
PCIE10_SSD_TX_DN_C(26)
PCIE10_SSD_TX_DP_C(26)
NGFF SSD
PCIE11_SSD_RX_DN(26)
PCIE11_SSD_RX_DP(26)
PCIE11_SSD_TX_DN_C(26)
PCIE11_SSD_TX_DP_C(26)
PCIE12_SSD_RX_DN(26)
PCIE12_SSD_RX_DP(26)
B B
Difference with armour
SSD interface SATA c hange to PCIE
SATA1A change to PCIE port 9,10,11,12
A A
PCIE12_SSD_TX_DN_C(26)
PCIE12_SSD_TX_DP_C(26)
5
PCIE_WLAN_LN0_RX_SOC_DP(43)
PCIE_WLAN_LN0_TX_SOC_DN(43)
PCIE_WLAN_LN0_TX_SOC_DP(43)
SATA0_RX_HDD_DN(25)
SATA0_RX_HDD_DP(25)
SATA0_TX_HDD_DN(25)
SATA0_TX_HDD_DP(25)
C0600
0.22uF 10V 10%
C0601
0.22uF 10V 10%
C0602
0.22uF 10V 10%
C0603
0.22uF 10V 10%
R1063
0.22uF 10V 10%
C0604
C0605
0.22uF 10V 10%
C0606
0.22uF 10V 10%
C0607
0.22uF 10V 10%
Ch ec k li st
G
en1 and Gen2=100nF
Gen3=220nF
100R
1%
TP1051
TP1062
TP1050
IR0402
X5RC0402_N
I
I
X5RC0402_N
I
X5RC0402_N
I
X5RC0402_N
X5RC0402_N
I
IX5RC0402_N
I
X5RC0402_N
I
X5RC0402_N
4
PCIE_CTX_GRX_N0_C
PCIE_CTX_GRX_P0_C
PCIE_CTX_GRX_N1_C
PCIE_CTX_GRX_P1_C
PCIE_CTX_GRX_N2_C
PCIE_CTX_GRX_P2_C
PCIE_CTX_GRX_N3_C
PCIE_CTX_GRX_P3_C
PCIE9_SSD_TX_DN
I
X5RC0402_N
PCIE9_SSD_TX_DP
I
X5RC0402_N
PCIE10_SSD_TX_DN
I
X5RC0402_N
PCIE10_SSD_TX_DP
I
X5RC0402_N
PCIE_RCOMP_N
PCIE_RCOMP_P
XDP_PRDY_N
XDP_PREQ_N
TP_EC_CS_WAKE
PCIE11_SSD_TX_DN
X5RC0402_N
I
PCIE11_SSD_TX_DP
I
X5RC0402_N
PCIE12_SSD_TX_DN
I
X5RC0402_N
PCIE12_SSD_TX_DP
I
X5RC0402_N
4
UC1H
H13
PCIE1_RXN/USB3_5_RXN
G13
PCIE1_RXP/USB3_5_RXP
B17
PCIE1_TXN/USB3_5_TXN
A17
PCIE1_TXP/USB3_5_TXP
G11
PCIE2_RXN/USB3_6_RXN
F11
PCIE2_RXP/USB3_6_RXP
D16
PCIE2_TXN/USB3_6_TXN
C16
PCIE2_TXP/USB3_6_TXP
H16
PCIE3_RXN
G16
PCIE3_RXP
D17
PCIE3_TXN
C17
PCIE3_TXP
G15
PCIE4_RXN
F15
PCIE4_RXP
B19
PCIE4_TXN
A19
PCIE4_TXP
F16
PCIE5_RXN
E16
PCIE5_RXP
C19
PCIE5_TXN
D19
PCIE5_TXP
G18
PCIE6_RXN
F18
PCIE6_RXP
D20
PCIE6_TXN
C20
PCIE6_TXP
F20
PCIE7_RXN/SATA0_RXN
E20
PCIE7_RXP/SATA0_RXP
B21
PCIE7_TXN/SATA0_TXN
A21
PCIE7_TXP/SATA0_TXP
G21
PCIE8_RXN/SATA1A_RXN
F21
PCIE8_RXP/SATA1A_RXP
D21
PCIE8_TXN/SATA1A_TXN
C21
PCIE8_TXP/SATA1A_TXP
E22
PCIE9_RXN
E23
PCIE9_RXP
B23
PCIE9_TXN
A23
PCIE9_TXP
F25
PCIE10_RXN
E25
PCIE10_RXP
D23
PCIE10_TXN
C23
PCIE10_TXP
F5
PCIE_RCOMPN
E5
PCIE_RCOMPP
D56
PROC_PRDY#
D61
PROC_PREQ#
BB11
GPP_A7/PIRQA#
E28
PCIE11_RXN/SATA1B_RXN
E27
PCIE11_RXP/SATA1B_RXP
D24
PCIE11_TXN/SATA1B_TXN
C24
PCIE11_TXP/SATA1B_TXP
E30
PCIE12_RXN/SATA2_RXN
F30
PCIE12_RXP/SATA2_RXP
A25
PCIE12_TXN/SATA2_TXN
B25
PCIE12_TXP/SATA2_TXP
SKL-U_BGA1356
<BOM Structure>
+V3P3A
+V3P3SX
CIE/US B3/SATA
P
3
KL-U
S
SSIC / USB3
USB2
GPP_E0/SATAXPCIE0/SATAGP0
GPP_E1/SATAXPCIE1/SATAGP1
GPP_E2/SATAXPCIE2/SATAGP2
8 OF 20
+V3P3A
(3,4,5,6,7,8,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V3P3SX
(5,6,7,8,10,20,25,26,27,28,30,35,36,43,46,50,52)
3
R
ev_0. 53
USB3_1_RXN
USB3_1_RXP
USB3_1_TXN
USB3_1_TXP
USB3_2_RXN/SSIC_1_RXN
USB3_2_RXP/SSIC_1_RXP
USB3_2_TXN/SSIC_1_TXN
USB3_2_TXP/SSIC_1_TXP
USB3_3_RXN/SSIC_2_RXN
USB3_3_RXP/SSIC_2_RXP
USB3_3_TXN/SSIC_2_TXN
USB3_3_TXP/SSIC_2_TXP
USB3_4_RXN
USB3_4_RXP
USB3_4_TXN
USB3_4_TXP
USB2N_1
USB2P_1
USB2N_2
USB2P_2
USB2N_3
USB2P_3
USB2N_4
USB2P_4
USB2N_5
USB2P_5
USB2N_6
USB2P_6
USB2N_7
USB2P_7
USB2N_8
USB2P_8
USB2N_9
USB2P_9
USB2N_10
USB2P_10
USB2_COMP
USB2_ID
USB2_VBUSSENSE
GPP_E9/USB2_OC0#
GPP_E10/USB2_OC1#
GPP_E11/USB2_OC2#
GPP_E12/USB2_OC3#
GPP_E4/DEVSLP0
GPP_E5/DEVSLP1
GPP_E6/DEVSLP2
GPP_E8/SATALED#
H8
G8
C13
D13
J6
H6
B13
A13
J10
H10
B15
A15
E10
F10
C15
D15
AB9
AB10
AD6
AD7
AH3
AJ3
AD9
AD10
AJ1
AJ2
AF6
AF7
AH1
AH2
AF8
AF9
AG1
AG2
AH7
AH8
AB6
AG3
AG4
A9
C9
D9
B9
J1
J2
J3
H2
H3
G4
H1
2
USB2_COMP
USB2_P1_WP1_OTG_ID
USB2_VBUSSENSE
USB2_P2_WP3_OC_N
TP_SATA0_DEVSLP
SATA1_DEVSLP
TP_SSD_SATA0_PCIE_DET_N
SSD_SATA_PCIE_DET_N
TP_EDP2DSI_CORE_PWR_EN
G
PIO
USB_ OC0#
USB_ OC1#
USB_ OC2#
USB_ OC3#
DEVS LP0
DEVS LP1
DEVS LP2
SATA _GP0
SATA _GP1
SATA _GP2
Type C
USB2 Port 2
N
A
WWAN_ PW R_O N
NA
NA
NGFF SSD KEY M
NA
NA
SSD_S ATA_ PCI E_ DE T_N
2
USB3_P1_RX_DN
USB3_P1_RX_DP
USB3_P1_TX_DN
USB3_P1_TX_DP
USB3_P2_WP2_RX_DN
USB3_P2_WP2_RX_DP
USB3_P2_WP2_TX_DN
USB3_P2_WP2_TX_DP
USB3_P3_RX_DN
USB3_P3_RX_DP
USB3_P3_TX_DN
USB3_P3_TX_DP
USB2_P1_WP1_DN
USB2_P1_WP1_DP
USB2_P2_WP2_DN
USB2_P2_WP2_DP
USB2_P3_WP3_DN
USB2_P3_WP3_DP
USB2_P4_BT_DN
USB2_P4_BT_DP
USB2_P5_Touch_DN
USB2_P5_Touch_DP
USB2_P6_FP_DN
USB2_P6_FP_DP
USB2_P7_CAM_DN
USB2_P7_CAM_DP
USB2_P8_SD_DN
USB2_P8_SD_DP
R1012
R1084
R1085
USB2_P1_WP0_OC_N
USB2_P2_WP1_OC_N
USB2_P3_WP2_OC_N
TP1079
TP8201
SATA2_DEVSLP
TP1080
TP1082
113R
1K
1K
(43)
(43)
(42)
(42)
(42)
(42)
(27)
(27)
(27)
(27)
(42)
(42)
(53,55)
(53,55)
(27)
(27)
(28)
(28)
(27)
(27)
(26)
(36)
(36)
(36)
(36)
TP8213
DEVICE CONTROL
ize
ize
S
Size
S
itle :
itle :
T
Title:
T
KBL-U(7/12)PCIE,USB,SATA
KBL-U(7/12)PCIE,USB,SATA
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
KBL-U(7/12)PCIE,USB,SATA
1
U
SB3.0 CONN
(52,54)
(52,54)
(52,54)
(52,54)
Type-c
USB3.0 connector
T
ype- c
USB3.0 connector (IO board)
B
T
TOUCH OPTION
F
P OPTION
Camer a
SD card reader
IR0402
1%
5%
IR0402_N
IR0402_N
5%
(42)
(54,55)
(27)
Difference with armour
B9 modify to W WAN_PWR_ON
Difference with armour
modify SATA2_DEVSLP
D
ifference with armour
SSD_SATA_PCIE_DET_N connect to G4 pin
USB2_P2_WP3_OC_N
1
/7 Add PU +V3P3A
Difference with armour
R1050 install,R1087 uninstall
SSD_SATA_PCIE_DET_N
NOTE:
U
SE FITC TO ALLOW SELECTION OF
PCIE VS SATA BASED ON STRAPPING:
GPP_E_2 FOR SATA2/PCIE:
1 - SATA2, 0 - PCIE P9,P10,P 11,P12
roject:
roject:
roject:
P
P
P
ngineer:
ngineer:
ngineer:
E
E
E
1
+V3P3A
R9882
10K
5%
R0402_N
I
+V3P3SX
R1087
100K
5%
R0402_N
NI
R1050
10K
5%
R0402_N
I
330S-KBL Series
Luffy
Luffy
Luffy
f
f
f
9
9
o
o
o
9 81Tuesday, September 26, 2017
ev
ev
R
Re v
R
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 10
Vinafix.com
5
+V5P0A +V5P0S
+V5P0A
CC98
1uF 6.3V 10%
X5R
C0402
I
D D
5%
IR0402
0R
SLP_S3_N(50,60)
RC420
1
/4 modify OK
+V3P3A
CC97
1uF 6.3V 10%
X5R
C0402
I
CC164
1uF 6.3V 10%
X5R
C0402
I
2
0170718
20170718
2017071820170718
yanzw
yanzw
yanzwyanzw
genhuan
genhuan
genhuangenhuan
UC5
1
VIN1
VOUT1
2
VOUT1-1
VIN1-1
3
ON1
VBIAS
ON2
VIN2
VIN2-1
VOUT2-1
VOUT2
CT1
GND
CT2
GPAD
4
5
6
7
4
CC96
0.1uF 10V 10%
X5R
C0402
I
11/17_Follow 543977_SKL_PDDG_Rev0_91
14
CC95 10PF ->22us(Spec:<= 65us)
13
CC95
I
CC94
APL3523A
10pF 50V 0.5pF
INPOC0402
1000pF 50V 10%
IX7RC0402
12
11
10
9
8
15
TPS22966DPUR_SON14_2X3
+V3P3SX
CC165
0.1uF 10V 10%
X5R
C0402
I
+1.2V_VDDQC
+1.0V_VCCST
+1.0VS_VCCSTG
+1.2V_VCCSFR_OC
+1.0V_VCCSFR
+V1P2U_VDDQ
3
UC1N
AU23
AU28
AU35
AU42
BB23
BB32
BB41
BB47
BB51
AM40
A18
A22
AL23
K20
K21
<BOM Structure>
PU POWER 3 OF 4
C
VDDQ_AU23
VDDQ_AU28
VDDQ_AU35
VDDQ_AU42
VDDQ_BB23
VDDQ_BB32
VDDQ_BB41
VDDQ_BB47
VDDQ_BB51
VDDQC
VCCST
VCCSTG_A22
VCCPLL_OC
VCCPLL_K20
VCCPLL_K21
SKL-U_BGA1356
14 OF 20
KL-U
S
VCCIO_SENSE
VSSIO_SENSE
VSSSA_SENSE
VCCSA_SENSE
R
ev_0. 53
VCCSA1
VCCSA2
VCCSA3
VCCSA4
VCCSA5
VCCSA6
VCCSA7
VCCSA8
VCCSA9
VCCSA10
VCCSA11
VCCSA12
VCCSA13
VCCSA14
VCCIO1
VCCIO2
VCCIO3
VCCIO4
VCCIO5
VCCIO6
VCCIO7
+1.0VS_VCCIO
AK28
AK30
AL30
AL42
AM28
AM30
AM42
AK23
AK25
G23
G25
G27
G28
J22
J23
J27
K23
K25
K27
K28
K30
AM23
AM22
H21
H20
VCCIO_SENSE
VSSIO_SENSE
VSSSA_SENSE
VCCSA_SENSE
+VCC_SA
2
T124
T125
VSSSA_SENSE
VCCSA_SENSE
+VCC_SA
RC421
100R
R0402
VCCSA_SENSE
VSSSA_SENSE
12/2 Close to CPU
I
RC422
100R
R0402
I
(66)
(66)
1
1%
1%
+V5P0A
5
CC88
0.1uF 10V 10%
X5R
C0402
C C
I
/31 add CAP, change to 330uF
100uF 6.3V +/-20%
SMD3.5X2.8mm
SLP_S3_N
+V5P0A
SLP_S4_N(50,60)
B B
RC142
+1.0VS_VCCIO
1
0uF 6.3V 20%
CC27
X5R
C0603
NI
C10038
RC187
CC380
0.1uF 10V 10%
X5R
C0402
I
1
0uF 6.3V 20%
CC28
X5R
C0603
NI
+1.0V_PRIM
+
NI
0R
+
1.0V_PRIM to +1.0VS_VCCSTG / +1.0VS_VCCIO
2/24 pin9 connect GND,need change to +1.0V_PRIM
CC117
1uF 6.3V 10%
X5R
C0402
I
5%
UC6
1
VIN1
2
VIN2
9
VIN thermal
3
VBIAS
IR0402
4
ON
TPS22961DNYR
tps22961_8P_h0p8
I
VOUT3
VOUT2
VOUT1
GND
+1.0VS_VCCSTG_IO
8
7
6
5
+1.0V_PRIM
2/24 pin9 connect GND,need change to +1.0V_PRIM
CC376
1uF 6.3V 10%
0R
5%
CC29
X5R
C0402
I
EN_1.0V_VCCSTU
IR0402
1
uF 6.3V 10%
X5R
C0402
I
CC30
X5R
C0402
I
UC7
1
VIN1
2
VIN2
9
VIN thermal
3
VBIAS
4
ON
TPS22961DNYR
tps22961_8P_h0p8
I
+
1.0V_PRIM to +1.0V_VCCSTU
1
1
uF 6.3V 10%
CC31
X5R
C0402
I
1
uF 6.3V 10%
uF 6.3V 10%
CC32
X5R
C0402
I
CC33
X5R
C0402
I
VOUT3
VOUT2
VOUT1
+1.0V_VCCSTU_IO
8
7
6
5
GND
P
SC SideBSC Side
1
1
uF 6.3V 10%
uF 6.3V 10%
CC34
CC35
X5R
X5R
C0402
C0402
I
I
1
uF 6.3V 10%
CC36
X5R
C0402
I
5/31 uninstall CAPs
A A
+VCC_SA
+V1P8S
+V5CP
+1.8V_PRIM
+V3P3A
+V5P0S
+V5P0A
+1.0V_PRIM
+V3P3SX
+V1P2U_VDDQ
+1.0VS_VCCSTG
+1.0VS_VCCIO
5
+VCC_SA
(15,67)
+V1P8S
(68)
+V5CP
(42,60)
+1.8V_PRIM
(11,46,56,65)
+V3P3A
(3,4,5,6,7,8,9,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V5P0S
(25,30,35,36,46)
+V5P0A
(11,24,27,50,54,61,62,63,65,66,67,68,69,70,72)
+1.0V_PRIM
(11,14,63)
+V3P3SX
(5,6,7,8,9,20,25,26,27,28,30,35,36,43,46,50,52)
+V1P2U_VDDQ
(4,19,20,21,61,68)
+1.0VS_VCCSTG
+1.0VS_VCCIO
(3,14)
(3,12)
4
RC188
RC189
Imax : 2.73 A
RC430
1
uF 6.3V 10%
+1.0VS_VCCSTG
0R
5%
IR0402
+1.0VS_VCCIO
0R
5%
IR0805_N
0.1uF 10V 10%
CC89
X5RC0402
0.1uF 10V 10%
CC90
X5RC0402
10uF 6.3V 20%
CC99
X5RC0402_N
10uF 6.3V 20%
CC100
X5RC0402_N
5/31 uninstall CAPs
1/27 Intel Add 10uF x2
I
I
NI
NI
+1.0V_VCCSTU
RC140
RC143
+1.0V_VCCSTU
0R
5%
IR0402
CC379
0.1uF 10V 10%
X5R
C0402
I
+V5CP
CC451
1uF 6.3V 10%
X7R
C0402
I
SLP_S3_N
EC_ALW_EN(50,60)
R
C208 Follow 544669_SKL_U__DDR3L_RVP7_Schematic_Rev0_53
0R
5%
+1.2V_VDDQC
IR0603
B
SC Side
CC47
X5R
C0603
I
3
1
0uF 6.3V 20%
+V1P2U_VDDQ
RC208
C
C47 Follow 543016_SKL_U_Y_PDG_0_9
RC442
RC453
0R
5%
0R
5%
+1.0V_VCCST
IR0402
+1.0V_VCCSFR
IR0402
CC450
1uF 6.3V 10%
X7R
C0402
I
0R
IR0402
0R
IR0402
+V5CP
PSC Side
CC48
1uF 6.3V 10%
X5R
C0402
I
+V1P2U_VDDQ
RC141
+1.2V_VCCSFR_OC
0R
5%
IR0402
RC208 Follow 544669_SKL_U__DDR3L_RVP7_Schematic_Rev1.0
+1.0VS_VCCSTG
CC55
1uF 6.3V 10%
X5R
C0402
I
+1.8V_PRIM to +V1P8S
1
穝 糤
+
1/24
+1.8V_PRIM
for Finger print,Audio codec
5%
5%
CC455
1uF 6.3V 10%
X7R
C0402
I
+V1P2U_VDDQ
CC37
X5R
C0603
I
V1P8 S
UC8
1
VIN1
2
VIN1-1
3
ON1
4
VBIAS
5
ON2
6
VIN2
7
VIN2-1
TPS22966DPUR_SON14_2X3
1
0uF 6.3V 20%
CC38
X5R
C0603
I
APL3523A
1
0uF 6.3V 20%
VOUT1
VOUT1-1
VOUT2-1
VOUT2
CC39
X5R
C0603
I
14
13
12
CT1
11
GND
10
CT2
9
8
15
GPAD
I
1
1
0uF 6.3V 20%
0uF 6.3V 20%
CC40
X5R
C0603
I
+V1P2U_VDDQ: 10UF/6.3V/0603 *4
CC448
1000pF 50V 10%
X7RC0402
1000pF 50V 10%
CC453
X7RC0402
CC41
22uF 6.3V 20%
X5R
C0603_N
I
22UF/6.3V/0402 *3
2
BSC Side
CC49
1uF 6.3V 10%
X5R
C0402
I
BSC SidePSC Side
CC142
1uF 6.3V 10%
X5R
C0402
I
+V1P8S
CC449
0.1uF 10V 10%
X5R
C0402
I
I
I
+V5P0A
CC454
0.1uF 10V 10%
X5R
C0402
I
CC42
22uF 6.3V 20%
X5R
C0603_N
I
CC43
22uF 6.3V 20%
X5R
C0603_N
I
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
Size
S
S
ize
ize
Title:
T
T
C
C
C
Date: Sheet o
Date: Sheet
Date: Sheet
Engineer:
itle:
itle:
KBL-U(8/12)Power
KBL-U(8/12)Power
KBL-U(8/12)Power
1
330S-KBL Series
Luffy
Luffy
Luffy
10
o
10
o
10 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 11
Vinafix.com
5
+1.0V_PRIM
RC148
22uF 6.3V 20%
D D
F
ollow 543016_SKL_U_Y_PDG_1_0
RC152
22uF 6.3V 20%
0R
5%
0R
5%
CC123
C0603_N
CC135
C0603_N
IR0603
X5R
IR0603
X5R
+1.0V_APLL
NI
+1.0V_CLK5_F24NS
NI
CC134
22uF 6.3V 20%
X5R
C0603_N
NI
CC130
22uF 6.3V 20%
X5R
C0603_N
NI
CC67
1uF 6.3V 10%
X7R
C0402
NI
+3V_PRIM
+3V_PRIM
RC150
CC72
1uF 6.3V 10%
X7R
C0402
I
RC197
RC154
0R
5%
0R
5%
0R
5%
+1.0V_CLK4_F100OC
0R
RC190
5%
IR0603
CC136
22uF 6.3V 20%
X5R
C0603_N
C C
CC137
22uF 6.3V 20%
X5R
C0603_N
NI
NI
RC161
0R
5%
+1.0V_PRIM
RC163
0R
I
max : 2.57A
near pin AF18,
AF19, V20, V21
CC76
1uF 6.3V 10%
X7R
C0402
I
5%
+1.0V_MPHYAON
0R
RC172
RC167 0R
RC171
CC116
22uF 6.3V 20%
X5R
C0603_N
NI
5%
0R
5%
0R
RC175
5%
IR0402
CC87
1uF 6.3V 10%
X7R
C0402
I
B B
RC169 0R
CC86
1uF 6.3V 10%
X7R
C0402
NI
IR0603 5%
CC75
1uF 6.3V 10%
X7R
C0402
+1.0V_CLK6_24TBT
CC138
22uF 6.3V 20%
X5R
C0603_N
NI
NI
CC139
22uF 6.3V 20%
X5R
C0603_N
NI
+1.0V_DTS
0R
RC162
5%
IR0402
F
ollow 543016_SKL_U_Y_PDG_0_9
+1.0V_PRIM
A A
CC111
22uF 6.3V 20%
X5R
C0603_N
NI
+3V_PRIM +1.8V_PRIM
CC112
22uF 6.3V 20%
X5R
C0603_N
NI
5
CC113
22uF 6.3V 20%
X5R
C0603_N
NI
CC114
22uF 6.3V 20%
X5R
C0603_N
NI
CC115
22uF 6.3V 20%
X5R
C0603_N
NI
IR0402
IR0402
IR0402
IR0402
IR0402
IR0402
IR0402 5%
IR0402
4
+3V_HDA
+3V_PGPPA
+3V_SPI
+3V_PGPPB
CC102
1uF 6.3V 10%
X7R
C0402
I
+3V_PGPPC
CC73
1uF 6.3V 10%
X7R
C0402
I
+3V_1.8V_PGPPF
CC103
1uF 6.3V 10%
X7R
C0402
NI
+3V_PGPPE
CC74
1uF 6.3V 10%
X7R
C0402
I
+3V_PRIM_RTC
CC140
1uF 6.3V 10%
X7R
C0402
I
4
CC163
1uF 6.3V 10%
X7R
C0402
I
+1.8V_PRIM
0R
RC206
5%
NIR0402
CC141
1uF 6.3V 10%
X7R
C0402
I
+V3P3A
RC173
F
ollow 543016_SKL_U_Y_PDG_0_9
n
ear pin K15, L15
near pin AF20,
AF21, T19, T20
near pin N15, N16
N17, P15, P16
Intel review: need close to pin AA1
+3VALW_DSW
0R
5%
IR0603
3
near pin N18
CC80
CC81
1uF 6.3V 10%
22uF 6.3V 20%
X7R
X5R
C0402
C0603_N
I
I
+RTCVCC
+1.0V_PRIM
+3V_PRIM
+1.8V_PRIM
+V3P3A
+V5P0A
3
+1.0V_PRIM
+1.0V_PRIM
+1.0V_PRIM
+1.0V_PRIM
+1.8V_PRIM
CC61
1uF 6.3V 10%
X7R
C0402
I
CC68
1uF 6.3V 10%
X7R
C0402
I
CC122
1uF 6.3V 10%
X7R
C0402
I
CC82
22uF 6.3V 20%
X5R
C0603_N
NI
CC389
1uF 6.3V 10%
X7R
C0402
I
+V3.3A_PWRGD(50,60)
+1.0VO_DSW
+1.0V_MPHYAON
CC85
1uF 6.3V 10%
X7R
C0402
I
+3VALW_DSW
P
er 543016_SKL_U_Y_PDG_0_9
VCCRTC does not exceed 3.2 V From PDG
Power Rail Vo lta ge
+
CHGR TC
BAT5 4C( VF )
+3VL _RT C
Result : Pass
RC428
SLP_SUS_N(7)
RC191
+RTCVCC
+1.0V_PRIM
+3V_PRIM
+1.8V_PRIM
+V3P3A
(3,4,5,6,7,8,9,10,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V5P0A
(10,24,27,50,54,61,62,63,65,66,67,68,69,70,72)
+1.0V_PRIM
+1.0V_PRIM
+1.0V_PRIM
+1.0V_APLL
+1.0V_PRIM
+3V_HDA
+3V_SPI
+1.0V_PRIM
+3V_PRIM
+1.0V_PRIM
+1.0V_PRIM
3.38 3V( MAX )
240 mV
3.14 3V
1
/4 Modify OK
(7)
(10,14,63)
(7,8)
(10,46,56,65)
CC91
1uF 6.3V 10%
X7R
C0402
I
For DS3
0R
IR0402
5%
0R
5%
NIR0402
+1.0V_PRIM
2
UC1O
AB19
VCCPRIM_1P0_1
AB20
VCCPRIM_1P0_2
P18
VCCPRIM_1P0_3
AF18
VCCPRIM_CORE_1
AF19
VCCPRIM_CORE_2
V20
VCCPRIM_CORE_3
V21
VCCPRIM_CORE_4
AL1
DCPDSW_1P0
K17
VCCMPHYAON_1P0_1
L1
VCCMPHYAON_1P0_2
N15
VCCMPHYGT_1P0_N15
N16
VCCMPHYGT_1P0_N16
N17
VCCMPHYGT_1P0_N17
P15
VCCMPHYGT_1P0_P15
P16
VCCMPHYGT_1P0_P16
K15
VCCAMPHYPLL_1P0_1
L15
VCCAMPHYPLL_1P0_2
V15
VCCAPLL_1P0
AB17
VCCPRIM_1P0_AB17
Y18
VCCPRIM_1P0_Y18
AD17
VCCDSW_3P3_AD17
AD18
VCCDSW_3P3_AD18
AJ17
VCCDSW_3P3_AJ17
AJ19
VCCHDA
AJ16
VCCSPI
AF20
VCCSRAM_1P0_1
AF21
VCCSRAM_1P0_2
T19
VCCSRAM_1P0_3
T20
VCCSRAM_1P0_4
AJ21
VCCPRIM_3P3_AJ21
AK20
VCCPRIM_1P0_AK20
N18
VCCAPLLEBB
SKL-U_BGA1356
<BOM Structure>
R
TC Battery
CC7 Close UC1.AK19.
+RTCVCC
15mils
CC7
1uF 6.3V 10%
X7R
C0402
I
+V3P3A+V5P0A
CC50
CC52
1uF 6.3V 10%
1uF 6.3V 10%
X7R
X7R
C0402
C0402
I
I
EN_3V_PRIM
2
KL-U
S
PU POWER 4 OF 4
C
VCCPRIM_3P3_V19
VCCPRIM_1P0_T1
VCCRTCPRIM_3P3
GPP_B0/CORE_VID0
GPP_B1/CORE_VID1
15 OF 20
1/11 reserve to BATT conn
3/9 Del RC429,don't connect to BATT_RTC
+RTCBATT_R
DC1
2
3
1
BAT54C 200mA 30V
SOT_23
I
+
V3P3A to +3V_PRIM
UC4
1
VIN1
2
VIN2
3
ON
VBIAS4GND
WS4665D-8/TR
DFN8_PH0P5_2x2_H0p6
7
VOUT1
8
VOUT2
6
CT
5
F
or DS3
Date : Sheet
Date : Sheet
Date : Sheet
R
ev_0.5 3
VCCPGPPA
VCCPGPPB
VCCPGPPC
VCCPGPPD
VCCPGPPE
VCCPGPPF
VCCPGPPG
VCCATS_1P8
VCCRTC_AK19
VCCRTC_BB14
DCPRTC
VCCCLK1
VCCCLK2
VCCCLK3
VCCCLK4
VCCCLK5
VCCCLK6
+V3.3AL
Size
S
S
ize
ize
Custom
Custom
Custom
AK15
AG15
Y16
Y15
T16
AF16
AD15
V19
T1
AA1
AK17
AK19
BB14
BB10
A14
K19
L21
N20
L19
A10
PRIMCORE_VID0
AN11
PRIMCORE_VID1
AN13
+RTCBATT
RC19
1K
R0402
5%
I
1
5mils15mils
+V3P3A
+3V_PRIMJP
1000pF 50V 10%
CC53
X7RC0402
Title:
T
T
itle:
itle:
KBL-U(9/12)Power
KBL-U(9/12)Power
KBL-U(9/12)Power
1
+3V_PGPPA
+3V_PGPPB
+3V_PGPPC
+3V_PRIM
+3V_PGPPE
+3V_1.8V_PGPPF
+3V_PRIM
+3V_PRIM
+1.0V_DTS
+1.8V_PRIM
+3V_PRIM_RTC
+RTCVCC
CC71
+1.0V_CLK6_24TBT
+1.0V_APLL
+1.0V_CLK4_F100OC
+1.0V_CLK5_F24NS
+1.0V_CLK6_24TBT
R153 0R
For NON-DS3
R159
For DS3
I
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
ngineer :
1
0.1uF 10V 10%
X5RC0402
NIR0805_N 5%
0R
5%
IR0805_N
I
T130
T131
+3V_PRIM
CC51
0.1uF 10V 10%
X5R
C0402
I
330S-KBL Series
Luffy
Luffy
Luffy
11
11
11 81Tuesday, September 26, 2017
Re v
R
R
ev
ev
V01
V01
V01
o
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 12
Vinafix.com
5
4
3
2
1
+VCC_GT
RC452
R0805_N
+VCC_GTX
RC446
R0805_N
+VCC_CORE
RC447 0.2mR
R0805_N
U22
RC450 0R
R0402 5%
+VCC_GTX
+VCC_CORE +VCC_CORE
KL-U
UC1L
A30
VCC_A30
A34
VCC_A34
D D
For CPU2+3e SKU
C C
+1.0V_VCCST
S
VID ALERT
B B
SOC_SVID_ALERT#
RC180
220R
1%
IR0402
A39
VCC_A39
A44
VCC_A44
AK33
VCC_AK33
AK35
VCC_AK35
AK37
VCC_AK37
AK38
VCC_AK38
AK40
VCC_AK40
AL33
VCC_AL33
AL37
VCC_AL37
AL40
VCC_AL40
AM32
VCC_AM32
AM33
VCC_AM33
AM35
VCC_AM35
AM37
VCC_AM37
AM38
VCC_AM38
G30
VCC_G30
K32
RSVD_K32
AK32
RSVD_AK32
AB62
VCCOPC_AB62
P62
VCCOPC_P62
V62
VCCOPC_V62
H63
VCC_OPC_1P8_H63
G61
VCC_OPC_1P8_G61
AC63
VCCOPC_SENSE
AE63
VSSOPC_SENSE
AE62
VCCEOPIO_1
AG62
VCCEOPIO_2
AL63
VCCEOPIO_SENSE
AJ62
VSSEOPIO_SENSE
SKL-U_BGA1356
<BOM Structure>
P
lace the PU
resistors close to CPU
RC179
56R
1%
R0402
I
S
PU POWER 1 OF 4
C
12 OF 20
SOC_SVID_ALERT#_R
(66)
(To VR)
R
ev_0. 53
VCC_G32
VCC_G33
VCC_G35
VCC_G37
VCC_G38
VCC_G40
VCC_G42
VCC_J30
VCC_J33
VCC_J37
VCC_J40
VCC_K33
VCC_K35
VCC_K37
VCC_K38
VCC_K40
VCC_K42
VCC_K43
VCC_SENSE
VSS_SENSE
VIDALERT#
VIDSCK
VIDSOUT
VCCSTG_G20
G32
G33
G35
G37
G38
G40
G42
J30
J33
J37
J40
K33
K35
K37
K38
K40
K42
K43
E32
E33
B63
A63
D64
G20
SOC_SVID_ALERT#
SOC_SVID_CLK
SOC_SVID_DAT
+VCC_GT
RC448 0.2mR
U22R0805_N
+VCC_CORE
RC449
0.2mR
U42R0805_N
Trace Length < 2 5 mils
VCCSENSE
VSSSENSE
SOC_SVID_CLK
+1.0VS_VCCSTG
VCCGT_SENSE(66)
VSSGT_SENSE(66)
T
race Length < 25 mils
VCC_VCCGT
5%
5%
(66)
(66)
(66)
+VCC_GT
U22
RC451
R0402
VCCGT_SENSE
VSSGT_SENSE
VCC_VCCGT
0R
5%
A48
VCCGT1
A53
VCCGT2
A58
VCCGT3
A62
VCCGT4
A66
VCCGT5
AA63
VCCGT6
AA64
VCCGT7
AA66
VCCGT8
AA67
VCCGT9
AA69
VCCGT10
AA70
VCCGT11
AA71
VCCGT12
AC64
VCCGT13
AC65
VCCGT14
AC66
VCCGT15
AC67
VCCGT16
AC68
VCCGT17
AC69
VCCGT18
AC70
VCCGT19
AC71
VCCGT20
J43
VCCGT21
J45
VCCGT22
J46
VCCGT23
J48
VCCGT24
J50
VCCGT25
J52
VCCGT26
J53
VCCGT27
J55
VCCGT28
J56
VCCGT29
J58
VCCGT30
J60
VCCGT31
K48
VCCGT32
K50
VCCGT33
K52
VCCGT34
K53
VCCGT35
K55
VCCGT36
K56
VCCGT37
K58
VCCGT38
K60
VCCGT39
L62
VCCGT40
L63
VCCGT41
L64
VCCGT42
L65
VCCGT43
L66
VCCGT44
L67
VCCGT45
L68
VCCGT46
L69
VCCGT47
L70
VCCGT48
L71
VCCGT49
M62
VCCGT50
N63
VCCGT51
N64
VCCGT52
N66
VCCGT53
N67
VCCGT54
N69
VCCGT55
J70
VCCGT_SENSE1
J69
VSSGT_SENSE
<BOM Structure>
UC1M
C
PU POWER 2 OF 4
SKL-U_BGA1356
S
KL-U
13 OF 20
Rev_0 .53
VCCGT56
VCCGT57
VCCGT58
VCCGT59
VCCGT60
VCCGT61
VCCGT62
VCCGT63
VCCGT64
VCCGT65
VCCGT66
VCCGT67
VCCGT68
VCCGT69
VCCGT70
VCCGT71
VCCGT72
VCCGT73
VCCGT74
VCCGT75
VCCGT76
VCCGT77
VCCGT78
VCCGT79
VCCGT80
VCCGTX_AK42
VCCGTX_AK43
VCCGTX_AK45
VCCGTX_AK46
VCCGTX_AK48
VCCGTX_AK50
VCCGTX_AK52
VCCGTX_AK53
VCCGTX_AK55
VCCGTX_AK56
VCCGTX_AK58
VCCGTX_AK60
VCCGTX_AK70
VCCGTX_AL43
VCCGTX_AL46
VCCGTX_AL50
VCCGTX_AL53
VCCGTX_AL56
VCCGTX_AL60
VCCGTX_AM48
VCCGTX_AM50
VCCGTX_AM52
VCCGTX_AM53
VCCGTX_AM56
VCCGTX_AM58
VCCGTX_AU58
VCCGTX_AU63
VCCGTX_BB57
VCCGTX_BB66
VCCGTX_SENSE2
VSSGTX_SENSE
N70
N71
R63
R64
R65
R66
R67
R68
R69
R70
R71
T62
U65
U68
U71
W63
W64
W65
W66
W67
W68
W69
W70
W71
Y62
AK42
AK43
AK45
AK46
AK48
AK50
AK52
AK53
AK55
AK56
AK58
AK60
AK70
AL43
AL46
AL50
AL53
AL56
AL60
AM48
AM50
AM52
AM53
AM56
AM58
AU58
AU63
BB57
BB66
AK62
AL61
+VCC_GT
VCC_VCCGTX
+VCC_GTX
0R
5%
NI
VCC_VCCGTX
0.2mR
5%
NI
5%
U42
6
.0A
For CPU2+3e SKU
+1.0V_VCCST
SVID DATA
SOC_SVID_DAT
+VCC_CORE
+1.0VS_VCCSTG
+VCC_GT
+1.0V_VCCST
A A
5
Place the PU
resistors close to CPU
RC181
1%
100R
R0402
I
SOC_SVID_DAT
+VCC_CORE
+1.0VS_VCCSTG
+VCC_GT
+1.0V_VCCST
(15,23,67)
(15,67)
(3,7,10,14,66)
(3,10)
4
(66)
(To VR)
+VCC_CORE
RC423
100R
R0402
VCCSENSE
VSSSENSE
3
I
RC424
100R
R0402
I
1
2/2 Close to CPU
1%
VCCGT_SENSE
VSSGT_SENSE
1%
2
+VCC_GT
RC425
100R
R0402
I
RC426
100R
R0402
I
1%
1%
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
KBL-U(10/12)Power,SVID
KBL-U(10/12)Power,SVID
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
Date : Sheet
KBL-U(10/12)Power,SVID
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
1
Re v
R
R
ev
ev
V01
V01
12
12
12 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 13
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
Luffy
Luffy
Luffy
1
330S-KBL Series
R
Re v
R
ev
ev
V01
V01
13
13
13 81Tuesday, September 26, 2017
V01
o
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
P
P
P
roject:
roject:
roject:
E
E
E
gineer:
ngineer:
ngineer:
S
Size
S
ize
ize
T
Title:
T
itle :
itle :
KBL-U(11/12)GND
KBL-U(11/12)GND
Custom
Custom
Custom
Date : Sheet
Date : Sheet
5
4
3
2
Date : Sheet
KBL-U(11/12)GND
n
Page 14
Vinafix.com
5
4
3
2
1
D D
C C
+1.0V_PRIM
RC427
B B
+1.0VS_VCCIO
+V1P0A_VCCPRIM
+1.0V_PRIM
+1.0V_VCCST
+1.0VS_VCCIO
+V1P0A_VCCPRIM
+V1P0A_VCCPRIM
0R
5%
IR0402
R9760
1K
5%
R0402_N
I
R1049
R1068
R1067
+1.0VS_VCCIO
+V1P0A_VCCPRIM
+1.0V_PRIM
+1.0V_VCCST
1K
5%
IR0402_N
49.9R
1%
IR0402
1K
IR0402_N
5%
(3,10)
(7)
(10,11,63)
(3,7,10,12,66)
CFG_0
CFG_4
NOA_RCOMP
ITP_PMODE
E68
CFG[0]
B67
CFG[1]
D65
CFG[2]
D67
CFG[3]
E70
CFG[4]
C68
CFG[5]
D68
CFG[6]
C67
CFG[7]
F71
CFG[8]
G69
CFG[9]
F70
CFG[10]
G68
CFG[11]
H70
CFG[12]
G71
CFG[13]
H69
CFG[14]
G70
CFG[15]
E63
CFG[16]
F63
CFG[17]
E66
CFG[18]
F66
CFG[19]
E60
CFG_RCOMP
E8
ITP_PMODE
AY2
RSVD_AY2
AY1
RSVD_AY1
D1
RSVD_D1
D3
RSVD_D3
K46
RSVD_K46
K45
RSVD_K45
AL25
RSVD_AL25
AL27
RSVD_AL27
C71
RSVD_C71
B70
RSVD_B70
F60
RSVD_F60
A52
RSVD_A52
BA70
RSVD_TP_BA70
BA68
RSVD_TP_BA68
J71
RSVD_J71
J68
RSVD_J68
F65
VSS_F65
G65
VSS_G65
F61
RSVD_F61
E61
RSVD_E61
<BOM Structure>
UC1S
SKL-U_BGA1356
R
ESERVED SIGNALS-1
S
KL-U
19 OF 20
For 2+3e Solution
PM_ZV M#
PM_MS M#
R
RSVD_TP_BB68
RSVD_TP_BB69
RSVD_TP_AK13
RSVD_TP_AK12
RSVD_BB2
RSVD_BA3
RSVD_AW1
RSVD_BA4
RSVD_BB4
RSVD_A69
RSVD_B69
RSVD_AY3
RSVD_D71
RSVD_C70
RSVD_C54
RSVD_D54
VSS_AY71
RSVD_TP_AW71
RSVD_TP_AW70
PROC_SELECT#
ev_0. 53
RSVD_D5
RSVD_D4
RSVD_B2
RSVD_C2
RSVD_B3
RSVD_A3
RSVD_E1
RSVD_E2
RSVD_A4
RSVD_C4
ZVM#
MSM#
BB68
BB69
AK13
AK12
BB2
BA3
AU5
TP5
AT5
TP6
D5
D4
B2
C2
B3
A3
AW1
E1
E2
BA4
BB4
A4
C4
BB5
TP4
A69
B69
AY3
D71
C70
C54
D54
AY4
TP1
BB3
TP2
AY71
AR56
AW71
AW70
AP56
SKL_CNL#
C64
RC182
RC183
RC184
F
ollow 544669_SKL_U_DDR3L_RVP7_schematic_rev1. 0
0R
5%
0R
5%
100K
5%
IR0402
IR0402
IR0402
XTAL_24M_SOC_OUT_U42
XTAL_24M_SOC_IN_U42
XTAL_24M_SOC_OUT_U42
+1.0V_VCCST
UC1T
AW69
RSVD_AW69
AW68
RSVD_AW68
AU56
RSVD_AU56
AW48
RSVD_AW48
C7
RSVD_C7
U12
RSVD_U12
U11
RSVD_U11
H11
RSVD_H11
SKL-U_BGA1356
<BOM Structure>
R10915
SDCW2012C-2-900TF
R10914
S
0R
L9520
B1 B2
A1
0R
8.2pF 50V 0.1pF
PARE
A2
S
KL-U
20 OF 20
NI
C9977
C0402_N
U42
Rev_0 .53
F6
RSVD_F6
XTAL_24M_SOC_IN_U42
E3
RSVD_E3
C11
RSVD_C11
B11
RSVD_B11
A11
RSVD_A11
D12
RSVD_D12
C12
RSVD_C12
F52
RSVD_F52
IR0402_N5%
IR0402_N5%
R10002
R0402
NPO
Y1002
ND
G
2
Y2
3
Y3
24MHZ 10PPM
X4S32X25
U42
1M
5%
U42
1
Y1
4
Y4
GND
C9976
8.2pF 50V 0.1pF
NPO
C0402_N
U42
A A
D
isplay Port Presence Strap
C
1 : Disabled; No Physical Display Port
FG4
attached to Embedded Display Port
0
: Enabled; An external Display Port device is
connected to the Embedded Display Port
5
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
S
Size
ize
ize
T
T
Title:
itle :
itle :
KBL-U(12/12)RSVD
KBL-U(12/12)RSVD
Custom
Custom
Custom
Date : Sheet
Date : Sheet
4
3
2
Date : Sheet
KBL-U(12/12)RSVD
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
1
R
R
Re v
ev
ev
V01
V01
V01
o
14
o
14
o
14 81Tuesday, September 26, 2017
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 15
Vinafix.com
5
+VCC_CORE
CC173
CC174
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
NI
NI
CC183
CC182
22uF 6.3V 20%
D D
22uF 6.3V 20%
X5R
C0603_N
I
CC193
10uF 6.3V 20%
C0402_N
X5R
I
X5R
C0603_N
I
CC194
10uF 6.3V 20%
C0402_N
X5R
I
CC175
22uF 6.3V 20%
X5R
C0603_N
NI
CC184
22uF 6.3V 20%
X5R
C0603_N
I
CC195
10uF 6.3V 20%
C0402_N
X5R
I
CC176
22uF 6.3V 20%
X5R
C0603_N
NI
CC196
10uF 6.3V 20%
C0402_N
X5R
I
CC186
22uF 6.3V 20%
X5R
C0603_N
I
CC197
10uF 6.3V 20%
C0402_N
X5R
I
CC187
22uF 6.3V 20%
X5R
C0603_N
I
CC198
10uF 6.3V 20%
C0402_N
X5R
I
CC188
22uF 6.3V 20%
X5R
C0603_N
I
CC199
10uF 6.3V 20%
C0402_N
X5R
I
4
CC189
22uF 6.3V 20%
X5R
C0603_N
I
CC200
10uF 6.3V 20%
C0402_N
X5R
I
CC190
22uF 6.3V 20%
X5R
C0603_N
I
CC201
10uF 6.3V 20%
C0402_N
X5R
I
CC362
22uF 6.3V 20%
X5R
C0603_N
I
CC202
10uF 6.3V 20%
C0402_N
X5R
I
CC363
22uF 6.3V 20%
X5R
C0603_N
I
CC203
10uF 6.3V 20%
C0402_N
X5R
I
CC364
22uF 6.3V 20%
X5R
C0603_N
I
CC204
10uF 6.3V 20%
C0402_N
X5R
I
CC365
22uF 6.3V 20%
X5R
C0603_N
I
CC205
10uF 6.3V 20%
C0402_N
X5R
I
3
CC366
22uF 6.3V 20%
X5R
C0603_N
I
CC206
10uF 6.3V 20%
C0402_N
X5R
I
CC367
22uF 6.3V 20%
X5R
C0603_N
I
CC207
10uF 6.3V 20%
C0402_N
X5R
I
CC368
22uF 6.3V 20%
X5R
C0603_N
I
CC369
22uF 6.3V 20%
X5R
C0603_N
I
2
12/30 check PDG
12/30 check PDG
12/30 check PDG 12/30 check PDG
& 220uF pull power side
& 220uF pull power side
& 220uF pull power side& 220uF pull power side
+
VCC_CORE
+VCC_CORE
+VCC_CORE+VCC_CORE
47uF x8
47uF x8
47uF x847uF x8
22uF x9
22uF x9
22uF x922uF x9
10uF x15
10uF x15
10uF x1510uF x15
1uF x35
1uF x35
1uF x351uF x35
change 47uF x4
change 47uF x4
change 47uF x4change 47uF x4
cgange 22uF x17
cgange 22uF x17
cgange 22uF x17cgange 22uF x17
1
CC307
1uF 6.3V 10%
X5R
C0201
I
CC334
1uF 6.3V 10%
X5R
C0201
I
CC244
22uF 6.3V 20%
X5R
C0603_N
I
CC258
10uF 6.3V 20%
C0402_N
X5R
I
CC342
1uF 6.3V 10%
X5R
C0201
I
CC296
22uF 6.3V 20%
X5R
C0603_N
I
CC308
1uF 6.3V 10%
X5R
C0201
I
CC335
1uF 6.3V 10%
X5R
C0201
I
CC245
22uF 6.3V 20%
X5R
C0603_N
I
CC259
10uF 6.3V 20%
C0402_N
X5R
I
CC343
1uF 6.3V 10%
X5R
C0201
I
CC459
22uF 6.3V 20%
X5R
C0603_N
I
CC309
1uF 6.3V 10%
X5R
C0201
I
CC336
1uF 6.3V 10%
X5R
C0201
I
CC246
22uF 6.3V 20%
X5R
C0603_N
I
CC260
10uF 6.3V 20%
C0402_N
X5R
I
CC344
1uF 6.3V 10%
X5R
C0201
I
CC456
22uF 6.3V 20%
X5R
C0603_N
I
CC310
1uF 6.3V 10%
X5R
C0201
I
CC337
1uF 6.3V 10%
X5R
C0201
I
CC247
22uF 6.3V 20%
X5R
C0603_N
I
CC261
10uF 6.3V 20%
C0402_N
X5R
I
CC345
1uF 6.3V 10%
X5R
C0201
I
CC311
1uF 6.3V 10%
X5R
C0201
I
CC338
1uF 6.3V 10%
X5R
C0201
I
CC248
22uF 6.3V 20%
X5R
C0603_N
I
CC262
10uF 6.3V 20%
C0402_N
X5R
I
CC346
1uF 6.3V 10%
X5R
C0201
I
CC306
1uF 6.3V 10%
X5R
C0201
I
CC333
1uF 6.3V 10%
X5R
C0201
I
C C
+VCC_GT
CC243
22uF 6.3V 20%
X5R
C0603_N
I
CC257
10uF 6.3V 20%
C0402_N
X5R
+VCC_SA
I
CC341
1uF 6.3V 10%
X5R
C0201
I
CC295
22uF 6.3V 20%
X5R
C0603_N
I
B B
CC312
1uF 6.3V 10%
X5R
C0201
I
CC339
1uF 6.3V 10%
X5R
C0201
I
CC249
22uF 6.3V 20%
X5R
C0603_N
I
CC263
10uF 6.3V 20%
C0402_N
X5R
I
CC347
1uF 6.3V 10%
X5R
C0201
I
CC313
1uF 6.3V 10%
X5R
C0201
I
CC340
1uF 6.3V 10%
X5R
C0201
I
CC370
22uF 6.3V 20%
X5R
C0603_N
I
CC264
10uF 6.3V 20%
C0402_N
X5R
I
CC348
1uF 6.3V 10%
X5R
C0201
I
CC314
1uF 6.3V 10%
X5R
C0201
I
CC324
1uF 6.3V 10%
X5R
C0201
I
CC371
22uF 6.3V 20%
X5R
C0603_N
I
CC265
10uF 6.3V 20%
C0402_N
X5R
I
CC349
1uF 6.3V 10%
X5R
C0201
I
CC315
1uF 6.3V 10%
X5R
C0201
I
CC325
1uF 6.3V 10%
X5R
C0201
I
CC372
22uF 6.3V 20%
X5R
C0603_N
I
CC266
10uF 6.3V 20%
C0402_N
X5R
I
CC350
1uF 6.3V 10%
X5R
C0201
I
CC316
1uF 6.3V 10%
X5R
C0201
I
CC326
1uF 6.3V 10%
X5R
C0201
I
CC373
22uF 6.3V 20%
X5R
C0603_N
I
CC304
10uF 6.3V 20%
C0402_N
X5R
I
CC351
1uF 6.3V 10%
X5R
C0201
I
CC317
1uF 6.3V 10%
X5R
C0201
I
CC327
1uF 6.3V 10%
X5R
C0201
I
CC374
22uF 6.3V 20%
X5R
C0603_N
I
CC305
10uF 6.3V 20%
C0402_N
X5R
I
CC352
1uF 6.3V 10%
X5R
C0201
I
CC318
1uF 6.3V 10%
X5R
C0201
I
CC328
1uF 6.3V 10%
X5R
C0201
I
CC375
22uF 6.3V 20%
X5R
C0603_N
I
CC353
1uF 6.3V 10%
X5R
C0201
I
CC319
1uF 6.3V 10%
X5R
C0201
I
CC329
1uF 6.3V 10%
X5R
C0201
I
+VCC_GT
CC354
1uF 6.3V 10%
X5R
C0201
I
CC320
1uF 6.3V 10%
X5R
C0201
I
CC330
1uF 6.3V 10%
X5R
C0201
I
CC381
22uF 6.3V 20%
X5R
C0603_N
I
1
/27 Intel Add
CC321
1uF 6.3V 10%
X5R
C0201
I
CC331
1uF 6.3V 10%
X5R
C0201
I
CC382
CC383
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
I
I
+VCC_GT
CC391
CC390
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
NI
NI
3/14 Power:add CC390,CC391 reserved
CC322
1uF 6.3V 10%
X5R
C0201
I
CC332
1uF 6.3V 10%
X5R
C0201
I
CC323
1uF 6.3V 10%
X5R
C0201
I
12/30 check PDG
12/30 check PDG
12/30 check PDG 12/30 check PDG
& 220uF pull power side
& 220uF pull power side
& 220uF pull power side& 220uF pull power side
+VCC_GT
+VCC_GT
+VCC_GT+VCC_GT
47uF x3
47uF x3
47uF x347uF x3
22uF x7
22uF x7
22uF x722uF x7
CC384
22uF 6.3V 20%
X5R
10uF x12
10uF x12
10uF x1210uF x12
C0603_N
I
1uF x14
1uF x14
1uF x141uF x14
+VCC_SA
+VCC_SA
+VCC_SA+VCC_SA
47uF x2
47uF x2
47uF x247uF x2
10uF x13
10uF x13
10uF x1310uF x13
1uF x7
1uF x7
1uF x71uF x7
change 47uF x0
change 47uF x0
change 47uF x0change 47uF x0
cgange 22uF x13
cgange 22uF x13
cgange 22uF x13cgange 22uF x13
12/30 check PDG
12/30 check PDG
12/30 check PDG12/30 check PDG
CC286
CC282
10uF 6.3V 20%
C0402_N
X5R
A A
I
CC355
1uF 6.3V 10%
X5R
C0201
I
CC283
10uF 6.3V 20%
C0402_N
X5R
I
CC356
1uF 6.3V 10%
X5R
C0201
I
5
CC284
10uF 6.3V 20%
C0402_N
X5R
I
CC357
1uF 6.3V 10%
X5R
C0201
I
CC285
10uF 6.3V 20%
C0402_N
X5R
I
CC358
1uF 6.3V 10%
X5R
C0201
I
10uF 6.3V 20%
C0402_N
X5R
I
CC359
1uF 6.3V 10%
X5R
C0201
I
CC287
10uF 6.3V 20%
C0402_N
X5R
I
CC360
1uF 6.3V 10%
X5R
C0201
I
CC288
10uF 6.3V 20%
C0402_N
X5R
I
CC361
1uF 6.3V 10%
X5R
C0201
I
CC289
10uF 6.3V 20%
C0402_N
X5R
I
4
CC290
10uF 6.3V 20%
C0402_N
X5R
I
CC291
10uF 6.3V 20%
C0402_N
X5R
I
CC292
10uF 6.3V 20%
C0402_N
X5R
I
CC293
10uF 6.3V 20%
C0402_N
X5R
I
CC294
10uF 6.3V 20%
C0402_N
X5R
I
3
+VCC_CORE
+VCC_GT
+VCC_SA
+VCC_CORE
+VCC_GT
+VCC_SA
(12,67)
(10,67)
(12,23,67)
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet o
Date: Sheet
2
Date: Sheet
Engineer:
itle:
itle:
SOC (DECOUPLING)
SOC (DECOUPLING)
SOC (DECOUPLING)
1
330S-KBL Series
Luffy
Luffy
Luffy
15
o
15
o
15 81Wednesday, September 27, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Wednesday, September 27, 2017
81Wednesday, September 27, 2017
Page 16
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
T
T
Title:
itle:
itle:
NA
NA
B
B
B
Date : Sheet o
Date : Sheet
Date : Sheet
5
4
3
2
NA
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
16 81Tuesday, September 26, 2017
16
16
1
R
R
Re v
ev
ev
V01
V01
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 17
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle:
itle:
NA
NA
B
B
B
Date : Sheet o
Date : Sheet
5
4
3
2
Date : Sheet
NA
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
17
17
17 81Tuesday, September 26, 2017
1
Re v
R
R
ev
ev
V01
V01
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 18
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
Luffy
Luffy
Luffy
1
330S-KBL Series
R
Re v
R
ev
ev
V01
V01
18
18
18 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
Size
S
ize
ize
T
Title:
T
itle :
itle :
NA
NA
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
5
4
3
2
Date : Sheet
NA
ngineer:
Page 19
Vinafix.com
5
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VREFCA
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VREFCA
+V1P2U_VDDQ
B3
VDD
B9
VDD
D1
VDD
J1
VDD
J9
VDD
L1
VDD
L9
VDD
R1
VDD
T9
VDD
G7
VDD
A1
A9
C1
D9
F2
F8
G1
G9
J2
J8
B1
VPP
R9
VPP
A2
A8
C9
D2
D8
E3
E8
H1
H9
F1
B2
VSS
E1
VSS
E9
VSS
G8
VSS
K1
VSS
K9
VSS
M9
VSS
N1
VSS
T1
VSS
NC
T7
M1
M_A_DQ<28>(4)
M_A_DQ<31>(4)
M_A_DQ<25>(4)
M_A_DQ<30>(4)
M_A_DQ<29>(4)
M_A_DQ<26>(4)
M_A_DQ<24>(4)
M_A_DQ<27>(4)
+V1P2U_VDDQ
M_A_DQS_DP<3>(4)
M_A_DQS_DN<3>(4)
+V2P5U_VPP
M_A_DQ<17>(4)
M_A_DQ<19>(4)
M_A_DQ<16>(4)
M_A_DQ<20>(4)
M_A_DQ<23>(4)
M_A_DQ<21>(4)
M_A_DQ<22>(4)
+V1P2U_VDDQ
M_A_DQS_DP<2>(4)
M_A_DQS_DN<2>(4)
RM79
M_A_BG1
1
/19 Inte:check sams ung DDP package,reserved.
VREFCA_CHA
CM2
47nF 16V 10%
X7R
C0402_N
I
+V1P2U_VDDQ
B3
VDD
B9
VDD
D1
VDD
J1
VDD
J9
VDD
L1
VDD
L9
VDD
R1
VDD
T9
VDD
G7
VDD
A1
A9
C1
D9
F2
F8
G1
G9
J2
J8
B1
VPP
R9
VPP
A2
A8
C9
D2
D8
E3
E8
H1
H9
F1
B2
VSS
E1
VSS
E9
VSS
G8
VSS
K1
VSS
K9
VSS
M9
VSS
N1
VSS
T1
VSS
NC
T7
M1
M_A_DQ<44>(4)
M_A_DQ<42>(4)
M_A_DQ<41>(4)
M_A_DQ<43>(4)
M_A_DQ<40>(4)
M_A_DQ<47>(4)
M_A_DQ<45>(4)
M_A_DQ<46>(4)
+V1P2U_VDDQ
M_A_DQS_DP<5>(4)
M_A_DQS_DN<5>(4)
+V2P5U_VPP
M_A_DQ<32>(4)
M_A_DQ<38>(4)
M_A_DQ<37>(4)
M_A_DQ<34>(4)
M_A_DQ<33>(4)
M_A_DQ<39>(4)
M_A_DQ<36>(4)
M_A_DQ<35>(4)
+V1P2U_VDDQ
M_A_DQS_DP<4>(4)
M_A_DQS_DN<4>(4)
RM83
M_A_BG1 M_A_BG1
VREFCA_CHA VREFCA_CHA
CM4
47nF 16V 10%
X7R
C0402_N
I
UM1A
P3
IR0402_N
A0
P7
A1
R3
A2
N7
A3
N3
A4
P8
A5
P2
A6
R8
A7
R2
A8
R7
A9
M3
A10/AP
T2
A11
M7
A12/BC
T8
A13
L2
A14/WE
M8
A15/CAS
L8
A16/RAS
N2
BA0
N8
BA1
K2
CKE/CKE0
K7
CLK
K8
CLK#
ODT
K3
ZQ
F9
M2
BG0
N9
TEN
L3
ACT#
P1
RESET#
T3
PAR
L7
CS#
P9
ALERT#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
M_A_A0(4)
M_A_A1(4)
M_A_A2(4)
M_A_A3(4)
M_A_A4(4)
M_A_A5(4)
M_A_A6(4)
M_A_A7(4)
D D
M_A_A8(4)
M_A_A9(4)
M_A_A10_AP(4)
M_A_A11(4)
M_A_A12(4)
M_A_A13(4)
M_A_A14_WE_N(4)
M_A_A15_CAS_N(4)
M_A_A16_RAS_N(4)
M_A_BA0(4)
M_A_BA1(4)
M_A_DIM0_CKE0(4)
M_A_DIM0_CK_DDR0_DP(4)
M_A_DIM0_CK_DDR0_DN(4)
M_A_DIM0_ODT0(4)
240R
RM5
M_A_BG0(4)
1%
M_A_ACT_N(4)
DDR4_DRAMRST_R
C C
DDR0_A_PARITY(4)
M_A_DIM0_CS0_N(4)
DDR0_A_ALERT_N(4)
UM3A
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
B B
M_A_A10_AP
M_A_A11
M_A_A12
M_A_A13
M_A_A14_WE_N
M_A_A15_CAS_N
M_A_A16_RAS_N
M_A_BA0
M_A_BA1
M_A_DIM0_CKE0
M_A_DIM0_CK_DDR0_DP
M_A_DIM0_CK_DDR0_DN
M_A_DIM0_ODT0
RM7
M_A_BG0
M_A_ACT_N
DDR4_DRAMRST_R
A A
DDR0_A_PARITY
M_A_DIM0_CS0_N
DDR0_A_ALERT_N
240R
1%
IR0402_N
5
P3
A0
P7
A1
R3
A2
N7
A3
N3
A4
P8
A5
P2
A6
R8
A7
R2
A8
R7
A9
M3
A10/AP
T2
A11
M7
A12/BC
T8
A13
L2
A14/WE
M8
A15/CAS
L8
A16/RAS
N2
BA0
N8
BA1
K2
CKE/CKE0
K7
CLK
K8
CLK#
ODT
K3
ZQ
F9
M2
BG0
N9
TEN
L3
ACT#
P1
RESET#
T3
PAR
L7
CS#
P9
ALERT#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
4
UM1B
G2
DQ0
F7
DQ1
H3
DQ2
H7
DQ3
H2
DQ4
H8
DQ5
J3
DQ6
L
J7
DQ7
E7
DQM
G3
DQS
F3
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
UM1C
A3
DQ0
B8
DQ1
C3
DQ2
C7
DQ3
C2
DQ4
C8
DQ5
D3
DQ6
U
D7
DQ7
E2
DQM
B7
DQS
A7
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
IR0402_N0R5%
UM1.D3 M_A_DQ<21>
UM1.C2 M_A_DQ<20>
UM1.C3 M_A_DQ<16>
UM1.A3 M_A_DQ<17>
UM1.B7 M_A_DQS_DP<2>
UM1.A7 M_A_DQS_DN<2>
UM1.D7 M_A_DQ<18>
UM1.C8 M_A_DQ<22>
UM1.C7 M_A_DQ<23>
UM1.B8 M_A_DQ<19>
UM1.H2 M_A_DQ<29>
UM1.G2 M_A_DQ<28>
UM1.J3 M_A_DQ<24>
UM1.H3 M_A_DQ<25>
UM1.F3 M_A_DQS_DN<3>
UM1.G3 M_A_DQS_DP<3>
UM1.F7 M_A_DQ<31>
UM1.H7 M_A_DQ<30>
UM1.H8 M_A_DQ<26>
UM1.J7 M_A_DQ<27>
UM3B
G2
DQ0
F7
DQ1
H3
DQ2
H7
DQ3
H2
DQ4
H8
DQ5
J3
DQ6
L
J7
DQ7
E7
DQM
G3
DQS
F3
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
UM3C
A3
DQ0
B8
DQ1
C3
DQ2
C7
DQ3
C2
DQ4
C8
DQ5
D3
DQ6
U
D7
DQ7
E2
DQM
B7
DQS
A7
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
IR0402_N0R5%
UM3.C2 M_A_DQ<33>
UM3.D3 M_A_DQ<36>
UM3.A3 M_A_DQ<32>
UM3.C3 M_A_DQ<37>
UM3.B7 M_A_DQS_DP<4>
UM3.A7 M_A_DQS_DN<4>
UM3.C8 M_A_DQ<34>
UM3.C7 M_A_DQ<39>
UM3.B8 M_A_DQ<38>
UM3.D7 M_A_DQ<35>
UM3.H2 M_A_DQ<40>
UM3.G2 M_A_DQ<44>
UM3.H3 M_A_DQ<45>
UM3.J3 M_A_DQ<41>
UM3.F3 M_A_DQS_DN<5>
UM3.G3 M_A_DQS_DP<5>
UM3.F7 M_A_DQ<42>
UM3.H7 M_A_DQ<43>
UM3.H8 M_A_DQ<47>
UM3.J7 M_A_DQ<46>
4
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10_AP
M_A_A11
M_A_A12
M_A_A13
M_A_A14_WE_N
M_A_A15_CAS_N
M_A_A16_RAS_N
M_A_BA0
M_A_BA1
M_A_DIM0_CKE0
M_A_DIM0_CK_DDR0_DP
M_A_DIM0_CK_DDR0_DN
M_A_DIM0_ODT0
RM6
M_A_BG0
M_A_ACT_N
DDR4_DRAMRST_R
DDR0_A_PARITY
M_A_DIM0_CS0_N
DDR0_A_ALERT_N
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10_AP
M_A_A11
M_A_A12
M_A_A13
M_A_A14_WE_N
M_A_A15_CAS_N
M_A_A16_RAS_N
M_A_BA0
M_A_BA1
M_A_DIM0_CKE0
M_A_DIM0_CK_DDR0_DP
M_A_DIM0_CK_DDR0_DN
M_A_DIM0_ODT0
RM8
M_A_BG0
M_A_ACT_N
DDR4_DRAMRST_R
DDR0_A_PARITY
M_A_DIM0_CS0_N
DDR0_A_ALERT_N
240R
1%
240R
1%
P3
P7
R3
N7
N3
P8
P2
R8
R2
R7
M3
T2
M7
T8
M8
N2
N8
K2
K7
K8
K3
F9
IR0402_N
M2
N9
L3
P1
T3
L7
P9
P3
P7
R3
N7
N3
P8
P2
R8
R2
R7
M3
T2
M7
T8
M8
IR0402_N
M2
N9
T3
P9
UM2A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
L2
A14/WE
A15/CAS
L8
A16/RAS
BA0
BA1
CKE/CKE0
CLK
CLK#
ODT
ZQ
BG0
TEN
ACT#
RESET#
PAR
CS#
ALERT#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
UM4A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC
A13
L2
A14/WE
A15/CAS
L8
A16/RAS
N2
BA0
N8
BA1
K2
CKE/CKE0
K7
CLK
K8
CLK#
ODT
K3
ZQ
F9
BG0
TEN
L3
ACT#
P1
RESET#
PAR
L7
CS#
ALERT#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
3
3
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VREFCA
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VREFCA
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
+V1P2U_VDDQ
B3
VDD
B9
VDD
D1
VDD
J1
VDD
J9
VDD
L1
VDD
L9
VDD
R1
VDD
T9
VDD
G7
VDD
A1
A9
C1
D9
F2
F8
G1
G9
J2
J8
B1
VPP
R9
VPP
A2
A8
C9
D2
D8
E3
E8
H1
H9
F1
B2
VSS
E1
VSS
E9
VSS
G8
VSS
K1
VSS
K9
VSS
M9
VSS
N1
VSS
T1
VSS
NC
T7
M1
B3
VDD
B9
VDD
D1
VDD
J1
VDD
J9
VDD
L1
VDD
L9
VDD
R1
VDD
T9
VDD
G7
VDD
A1
A9
C1
D9
F2
F8
G1
G9
J2
J8
B1
VPP
R9
VPP
A2
A8
C9
D2
D8
E3
E8
H1
H9
F1
B2
VSS
E1
VSS
E9
VSS
G8
VSS
K1
VSS
K9
VSS
M9
VSS
N1
VSS
T1
VSS
NC
T7
M1
+V2P5U_VPP
RM81
M_A_BG1
VREFCA_CHA
CM3
47nF 16V 10%
X7R
C0402_N
I
+V1P2U_VDDQ
+V2P5U_VPP
RM85
CM5
47nF 16V 10%
X7R
C0402_N
I
M_A_DQ<9>(4)
M_A_DQ<11>(4)
M_A_DQ<12>(4)
M_A_DQ<15>(4)
M_A_DQ<13>(4)
M_A_DQ<14>(4)
M_A_DQ<8>(4)
M_A_DQ<10>(4)
+V1P2U_VDDQ
M_A_DQS_DP<1>(4)
M_A_DQS_DN<1>(4)
M_A_DQ<2>(4)
M_A_DQ<3>(4)
M_A_DQ<0>(4)
M_A_DQ<6>(4)
M_A_DQ<4>(4)
M_A_DQ<7>(4)
M_A_DQ<5>(4)M_A_DQ<18>(4)
M_A_DQ<1>(4)
+V1P2U_VDDQ
M_A_DQS_DP<0>(4)
M_A_DQS_DN<0>(4)
M_A_DQ<56>(4)
M_A_DQ<63>(4)
M_A_DQ<58>(4)
M_A_DQ<62>(4)
M_A_DQ<57>(4)
M_A_DQ<60>(4)
M_A_DQ<59>(4)
M_A_DQ<61>(4)
+V1P2U_VDDQ
M_A_DQS_DP<7>(4)
M_A_DQS_DN<7>(4)
M_A_DQ<52>(4)
M_A_DQ<54>(4)
M_A_DQ<50>(4)
M_A_DQ<49>(4)
M_A_DQ<48>(4)
M_A_DQ<55>(4)
M_A_DQ<53>(4)
M_A_DQ<51>(4)
+V1P2U_VDDQ
M_A_DQS_DP<6>(4)
M_A_DQS_DN<6>(4)
IR0402_N0R5%
REFDES PIN_NUMBERNET_NAME
UM2UM2.D3 M_A_DQ<5>
UM2UM2.C2 M_A_DQ<4>
UM2UM2.C3 M_A_DQ<0>
UM2UM2.A3 M_A_DQ<2>
UM2UM2.B7 M_A_DQS_DP<0>
UM2UM2.A7 M_A_DQS_DN<0>
UM2UM2.D7 M_A_DQ<1>
UM2UM2.C7 M_A_DQ<6>
UM2UM2.C8 M_A_DQ<7>
UM2UM2.B8 M_A_DQ<3>
UM2UM2.H2 M_A_DQ<13>
UM2UM2.G2 M_A_DQ<9>
UM2UM2.J3 M_A_DQ<8>
UM2UM2.H3 M_A_DQ<12>
UM2UM2.F3 M_A_DQS_DN<1>
UM2UM2.G3 M_A_DQS_DP<1>
UM2UM2.J7 M_A_DQ<11>
UM2UM2.H7 M_A_DQ<15>
UM2UM2.F7 M_A_DQ<14>
UM2UM2.H8 M_A_DQ<10>
IR0402_N0R5%
2
UM2B
G2
DQ0
F7
DQ1
H3
DQ2
H7
DQ3
H2
DQ4
H8
DQ5
J3
DQ6
L
J7
DQ7
E7
DQM
G3
DQS
F3
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
UM2C
A3
DQ0
B8
DQ1
C3
DQ2
C7
DQ3
C2
DQ4
C8
DQ5
D3
DQ6
U
D7
DQ7
E2
DQM
B7
DQS
A7
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
UM4B
G2
DQ0
F7
DQ1
H3
DQ2
H7
DQ3
H2
DQ4
H8
DQ5
J3
DQ6
L
J7
DQ7
E7
DQM
G3
DQS
F3
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
UM4C
A3
DQ0
B8
DQ1
C3
DQ2
C7
DQ3
C2
DQ4
C8
DQ5
D3
DQ6
U
D7
DQ7
E2
DQM
B7
DQS
A7
DQS#
MT40A512M16HA-083E:A
bga96_p8mm_9p1x14p1
I
2
M_A_BG1(4)
3/20 U22 add Cap
DDR4_DRAMRST_N(4)
+V_DDR_CA_VREF(4)
M_A_DIM0_CK_DDR0_DP
M_A_DIM0_CK_DDR0_DN
3/16 Change to 36 ohm
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10_AP
M_A_A11
M_A_A12
M_A_A13
M_A_A14_WE_N
M_A_A15_CAS_N
M_A_A16_RAS_N
M_A_BA0
M_A_BA1
M_A_DIM0_CKE0
M_A_DIM0_ODT0
M_A_BG0
M_A_ACT_N
DDR0_A_PARITY
M_A_DIM0_CS0_N
M_A_BG1
DDR0_A_ALERT_N
UM4.C2 M_A_DQ<48>
UM4.D3 M_A_DQ<53>
UM4.A3 M_A_DQ<52>
UM4.C3 M_A_DQ<50>
UM4.B7 M_A_DQS_DP<6>
UM4.A7 M_A_DQS_DN<6>
UM4.D7 M_A_DQ<49>
UM4.C7 M_A_DQ<51>
UM4.B8 M_A_DQ<54>
UM4.C8 M_A_DQ<55>
UM4.H2 M_A_DQ<57>
UM4.G2 M_A_DQ<56>
UM4.J3 M_A_DQ<59>
UM4.H3 M_A_DQ<58>
UM4.F3 M_A_DQS_DN<7>
UM4.G3 M_A_DQS_DP<7>
UM4.F7 M_A_DQ<63>
UM4.H7 M_A_DQ<62>
UM4.H8 M_A_DQ<60>
UM4.J7 M_A_DQ<61>
+V1P2U_VDDQ
1%
2R7
RM9
R0402_N
I
CM6
0.022uF 25V
X7R
C0402
I
RM12
24.9R
R0402
1%
I
36R
RM13
C10036
3300pf 25V 10%
X7R
NI
C0402_N
RM14 36R
36R
RM15
36R
RM16
36R
RM17
RM18
36R
36R
RM19
36R
RM20
RM21
36R
36R
RM22
36R
RM23
36R
RM24
RM25
36R
RM26
36R
RM27
36R
36R
RM28
RM29
36R
36R
RM30
36R
RM31
36R
RM32
36R
RM33
36R
RM34
36R
RM35
36R
RM36
RM37
36R
RM38
36R
36R
RM39
36R
RM95
RM99
49.9R
RM40
+V1P2U_VDDQ
RM41
470R
5%
R0402_N
I
RM42
DDR4_DRAMRST_R
0R
CM7
I
0.1uF 10V 10%
C0402
R0402
X5R
5%
NI
+V1P2U_VDDQ
+V2P5U_VPP
+V0.6S_VTT
S
S
Size
ize
ize
T
T
Title:
itle:
itle:
DDR4_CHA
DDR4_CHA
DDR4_CHA
C
C
C
Date: Sheet
Date: Sheet
Date: Sheet
RM10
1.8K
1%
R0402_N
I
RM11
1.8K
1%
R0402_N
I
+V0.6S_VTT
1%
IR0402_N
IR0402_N 1%
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
IR0402_N
1%
1%
IR0402_N
1%
IR0402_N
IR0402_N
1%
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
1%
IR0402_N
IR0402_N
1%
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
IR0402_N
1%
IR0402_N
1%
1%
IR0402_N
NIR0402_N
1%
5%
+V1P2U_VDDQ
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
Engineer:
1
VREFCA_CHA
IR0402_N0R
IR0402_N1%
1
DDR4_DRAMRST_R
+V1P2U_VDDQ
+V2P5U_VPP
+V0.6S_VTT
330S-KBL Series
Luffу_FAB#EL304
19
19
19 81Tuesday, September 26, 2017
(20)
(4,10,20,21,61,68)
(20,21,62)
(20,21,61)
o
o
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 20
Vinafix.com
1
2
3
4
5
6
7
8
J_DIMM1A
I
C0402
X5R
DIMM_CB0
DIMM_CB1
DIMM_CB2
DIMM_CB3
DIMM_CB4
DIMM_CB5
DIMM_CB6
DIMM_CB7
CD30
0.1uF 10V 10%
X5R
C0402
I
+V_DDR_VREFCA_CHB_DIMM
137
CK0_T
139
CK0_C
138
CK1_T
140
CK1_C
109
CKE0
110
CKE1
149
S0#
157
S1#
155
ODT0
161
ODT1
115
BG0
113
BG1
150
BA0
145
BA1
144
A0
133
A1
132
A2
131
A3
128
A4
126
A5
127
A6
122
A7
125
A8
121
A9
146
A10_AP
120
A11
119
A12
158
A13
151
A14_WE#
156
A15_CAS#
152
A16_RAS#
114
ACT#
143
PARITY
116
ALERT#
134
EVENT#
108
RESET#
164
VREFCA
254
SDA
253
SCL
166
SA2
260
SA1
256
SA0
92
CB0_NC
91
CB1_NC
101
CB2_NC
105
CB3_NC
88
CB4_NC
87
CB5_NC
100
CB6_NC
104
CB7_NC
12
DM0#/DBI0#
33
DM1#/DBI1#
54
DM2#/DBI2#
75
DM3#/DBI3#
178
DM4#/DBI4#
199
DM5#/DBI5#
220
DM6#/DBI6#
241
DM7#/DBI7#
96
DM8#/DBI8#
162
S2#/C0
165
S3#/C1
D4ASA-260030-2P40
M_B_DIM0_CK0_DDR1_DP(4)
M_B_DIM0_CK0_DDR1_DN(4)
M_B_DIM0_CK1_DDR1_DP(4)
+V3P3SX +V3P3SX
RD11
RD17
0R
0R
5%
C
ANNEL- 1:
H
A A
SA0:0
SA1:1
SA2:0
SA2_CHB_DIM1
SA1_CHB_DIM1
SA0_CHB_DIM1
+V_DDR_VREFCA_CHB_DIMM
CD2
CD3
0.1uF 10V 10%
2.2uF 16V 10%
X5R
X5R
C0402
C0603
I
NI
B B
5%
R0402_N
R0402_N
NI
I
RD5
RD16
0R
0R
5%
5%
R0402_N
R0402_N
NI
I
M_B_DIM0_CK1_DDR1_DN(4)
M_B_DIM0_CKE0(4)
+V1P2U_VDDQ
R10890
10K
5%
R0402_N
I
RD9
240R
1%
R0402_N
I
SODIMM0_1_SMB_DATA_R(5)
R10891
10K
5%
R0402_N
I
M_B_DIM0_CKE1(4)
M_B_DIM0_CS0_N(4)
M_B_DIM0_CS1_N(4)
M_B_DIM0_ODT0(4)
M_B_DIM0_ODT1(4)
M_B_BG0
(4)
M_B_BG1
(4)
M_B_BA0
(4)
M_B_BA1
(4)
M_B_A0
(4)
M_B_A1
(4)
M_B_A2
(4)
M_B_A3
(4)
M_B_A4
(4)
M_B_A5
(4)
M_B_A6
(4)
M_B_A7
(4)
M_B_A8
(4)
M_B_A9
(4)
M_B_A10_AP(4)
M_B_A11
(4)
M_B_A12
(4)
M_B_A13
(4)
M_B_A14_WE_N(4)
M_B_A15_CAS_N(4)
M_B_A16_RAS_N(4)
M_B_ACT_N(4)
DDR1_B_PARITY(4)
DDR1_B_ALERT_N(4)
DDR4_DRAMRST_R(19)
SODIMM0_1_SMB_CLK_R(5)
SODIMM0_1_SMB_DATA_R
SODIMM0_1_SMB_CLK_R
0.1uF 10V 10%
CD29
+V_DDR_VREFCA_CHB_DIMM
SA2_CHB_DIM1
SA1_CHB_DIM1
SA0_CHB_DIM1
RD6
0R
5%
R0402_N
NI
RD7
0R
5%
R0402_N
I
+V3P3A
+V1P2U_VDDQ
+V1P2U_VDDQ
CD31
RD12
0.1uF 10V 10%
1K
X5R
1%
C0402
R0402_N
I
I
I
5%
R0402_N
0R
RD14
RD13
1K
1%
R0402_N
I
I
1%
R0402_N
2R
+V_DDR_VREFDQ02_CHB(4)
C C
CD32
0.022uF 25V
X7R
C0402
I
RD15
24.9R
1%
R0402_N
I
RD10
8
DQ0
7
DQ1
20
DQ2
21
DQ3
4
DQ4
3
DQ5
16
DQ6
17
DQ7
28
DQ8
29
DQ9
41
DQ10
42
DQ11
24
DQ12
25
DQ13
38
DQ14
37
DQ15
50
DQ16
49
DQ17
62
DQ18
63
DQ19
46
DQ20
45
DQ21
58
DQ22
59
DQ23
70
DQ24
71
DQ25
83
DQ26
84
DQ27
66
DQ28
67
DQ29
79
DQ30
80
DQ31
174
DQ32
173
DQ33
187
DQ34
186
DQ35
170
DQ36
169
DQ37
183
DQ38
182
DQ39
195
DQ40
194
DQ41
207
DQ42
208
DQ43
191
DQ44
190
DQ45
203
DQ46
204
DQ47
216
DQ48
215
DQ49
228
DQ50
229
DQ51
211
DQ52
212
DQ53
224
DQ54
225
DQ55
237
DQ56
236
DQ57
249
DQ58
250
DQ59
232
DQ60
233
DQ61
245
DQ62
246
DQ63
13
DQS0_T
34
DQS1_T
55
DQS2_T
76
DQS3_T
179
DQS4_T
200
DQS5_T
221
DQS6_T
242
DQS7_T
97
DQS8_T
11
DQS0_C
32
DQS1_C
53
DQS2_C
74
DQS3_C
177
DQS4_C
198
DQS5_C
219
DQS6_C
240
DQS7_C
95
DQS8_C
I
cn_dimm-ddr4_d4asx-260xx-xx40
M_B_DQ<8>
M_B_DQ<13>
M_B_DQ<9>
M_B_DQ<14>
M_B_DQ<12>
M_B_DQ<11>
M_B_DQ<15>
M_B_DQ<10>
M_B_DQ<1>
M_B_DQ<5>
M_B_DQ<6>
M_B_DQ<2>
M_B_DQ<0>
M_B_DQ<4>
M_B_DQ<3>
M_B_DQ<7>
M_B_DQ<20>
M_B_DQ<21>
M_B_DQ<23>
M_B_DQ<18>
M_B_DQ<17>
M_B_DQ<16>
M_B_DQ<19>
M_B_DQ<22>
M_B_DQ<28>
M_B_DQ<24>
M_B_DQ<30>
M_B_DQ<31>
M_B_DQ<25>
M_B_DQ<29>
M_B_DQ<27>
M_B_DQ<26>
M_B_DQ<33>
M_B_DQ<36>
M_B_DQ<34>
M_B_DQ<38>
M_B_DQ<37>
M_B_DQ<32>
M_B_DQ<39>
M_B_DQ<35>
M_B_DQ<40>
M_B_DQ<41>
M_B_DQ<46>
M_B_DQ<43>
M_B_DQ<44>
M_B_DQ<45>
M_B_DQ<42>
M_B_DQ<47>
M_B_DQ<53>
M_B_DQ<49>
M_B_DQ<54>
M_B_DQ<51>
M_B_DQ<52>
M_B_DQ<48>
M_B_DQ<55>
M_B_DQ<50>
M_B_DQ<60>
M_B_DQ<57>
M_B_DQ<59>
M_B_DQ<63>
M_B_DQ<56>
M_B_DQ<61>
M_B_DQ<58>
M_B_DQ<62>
M_B_DQS_DP<1>
M_B_DQS_DP<0>
M_B_DQS_DP<2>
M_B_DQS_DP<3>
M_B_DQS_DP<4>
M_B_DQS_DP<5>
M_B_DQS_DP<6>
M_B_DQS_DP<7>
M_B_DQS_DN<1>
M_B_DQS_DN<0>
M_B_DQS_DN<2>
M_B_DQS_DN<3>
M_B_DQS_DN<4>
M_B_DQS_DN<5>
M_B_DQS_DN<6>
M_B_DQS_DN<7>
(4)
CN
1.8 M_B_ DQ<8>
(4)
CN
1.7 M_B_ DQ<13>
(4)
C
1.3 M_B_DQ<11>
N
C
1.20 M_B_ DQ<9>
N
(4)
C
1.16 M_B_DQ<1 5>
N
(4)
C
1.21 M_B_DQ<1 4>
N
(4)
C
1.17 M_B_DQ<1 0>
N
(4)
(4)
(4)
C
1.28 M_B_ DQ<1>
N
(4)
C
1.24 M_B_ DQ<0>
N
(4)
C
1.29 M_B_ DQ<5>
N
(4)
C
1.38 M_B_ DQ<3>
N
(4)
C
1.37 M_B_ DQ<7>
N
(4)
C
1.41 M_B_ DQ<6>
N
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
C
N1.83 M_B_DQ<30>
(4)
C
N1.79 M_B_DQ<27>
(4)
C
N1.80 M_B_DQ<26>
(4)
(4)
C
N1.170 M_B_ DQ<37>
(4)
C
N1.174 M_B_ DQ<33>
(4)
C
N1.169 M_B_ DQ<32>
(4)
C
N1.182 M_B_ DQ<35>
(4)
C
N1.183 M_B_ DQ<39>
(4)
C
N1.187 M_B_ DQ<34>
(4)
(4)
(4)
(4)
(4)
C
N1.191 M_B_ DQ<44>
(4)
C
1.195 M_B_DQ<40>
N
(4)
C
N1.203 M_B_ DQ<42>
(4)
C
N1.207 M_B_ DQ<46>
(4)
C
N1.229 M_B_ DQ<51>
(4)
C
N1.225 M_B_ DQ<50>
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
+V1P2U_VDDQ
(4)
(4)
(4)
RD18
(4)
240R
(4)
1%
(4)
R0402_N
(4)
I
(4)
(4)
+V1P2U_VDDQ
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
(4)
RD19
240R
1%
R0402_N
I
+V1P2U_VDDQ
J_DIMM1B
163
VDD19
160
VDD18
159
VDD17
154
VDD16
153
VDD15
148
VDD14
147
VDD13
142
VDD12
141
VDD11
136
VDD10
135
VDD9
130
VDD8
129
VDD7
124
VDD6
123
VDD5
118
VDD4
117
VDD3
112
VDD2
111
VDD1
251
VSS1
247
VSS2
243
VSS3
239
VSS4
235
VSS5
231
VSS6
227
VSS7
223
VSS8
217
VSS9
213
VSS10
209
VSS11
205
VSS12
201
VSS13
197
VSS14
193
VSS15
189
VSS16
185
VSS17
181
VSS18
175
VSS19
171
VSS20
167
VSS21
107
VSS22
103
VSS23
99
VSS24
93
VSS25
89
VSS26
85
VSS27
81
VSS28
77
VSS29
73
VSS30
69
VSS31
65
VSS32
61
VSS33
57
VSS34
51
VSS35
47
VSS36
43
VSS37
39
VSS38
35
VSS39
31
VSS40
27
VSS41
23
VSS42
19
VSS43
15
VSS44
9
VSS45
5
VSS46
1
VSS47
D4ASA-260030-2P40
VTT
VPP2
VPP1
VDDSPD
NPTH1
NPTH2
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
+V0.6S_VTT +V2P5U_VPP
258
259
257
255
261
262
252
248
244
238
234
230
226
222
218
214
210
206
202
196
192
188
184
180
176
172
168
106
102
98
94
90
86
82
78
72
68
64
60
56
52
48
44
40
36
30
26
22
18
14
10
6
2
0.1uF 10V 10%
RD8
0.01R
1%
R0603_N
I
CD4
CD5
2.2uF 16V 10%
X5R
X5R
C0402
C0603
I
NI
+V2P5U_VPP
+V1P2U_VDDQ
+V1P2U_VDDQ
+V1P2U_VDDQ
+
+V0.6S_VTT
CD6
10uF 6.3V 20%
X5R
C0603
I
CD10
10uF 6.3V 20%
X5R
C0603
I
CD18
1uF 6.3V 10%
X7R
C0402
I
CX38
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
I
CD27
10uF 6.3V 20%
X5R
C0603
I
CD7
10uF 6.3V 20%
X5R
C0603
I
CD11
10uF 6.3V 20%
X5R
C0603
I
CD19
1uF 6.3V 10%
X7R
C0402
I
CD28
10uF 6.3V 20%
X5R
C0603
I
CD8
1uF 6.3V 10%
X7R
C0402
I
CD12
10uF 6.3V 20%
X5R
C0603
I
CD20
1uF 6.3V 10%
X7R
C0402
I
CD26
1uF 6.3V 10%
X7R
C0402
I
CD9
1uF 6.3V 10%
X7R
C0402
I
CD13
10uF 6.3V 20%
X5R
C0603
I
CD21
1uF 6.3V 10%
X7R
C0402
I
CD14
10uF 6.3V 20%
X5R
C0603
I
CD22
1uF 6.3V 10%
X7R
C0402
I
CD15
10uF 6.3V 20%
X5R
C0603
I
CD23
1uF 6.3V 10%
X7R
C0402
I
CD16
10uF 6.3V 20%
X5R
C0603
I
CD24
1uF 6.3V 10%
X7R
C0402
I
CD17
10uF 6.3V 20%
X5R
C0603
I
CD25
1uF 6.3V 10%
X7R
C0402
I
+V1P2U_VDDQ
+V1P2U_VDDQ
+V0.6S_VTT
+V2P5U_VPP
+V3P3SX
+V1P2U_VDDQ
(4,10,19,21,61,68)
+V0.6S_VTT
(19,21,61)
+V2P5U_VPP
(19,21,62)
+V3P3SX
(5,6,7,8,9,10,25,26,27,28,30,35,36,43,46,50,52)
DIMM_CB0
DIMM_CB1
DIMM_CB2
DIMM_CB3
DIMM_CB4
DIMM_CB5
DIMM_CB6
DIMM_CB7
R10892
R10893
R10894
R10895
R10896
R10897
R10898
R10899
I
R0402_N1%
240R
I
R0402_N1%
240R
R0402_N1%
I
240R
I
R0402_N1%
240R
R0402_N1%
I
240R
R0402_N1%
I
240R
R0402_N1%
I
240R
R0402_N1%
I
240R
D
330S-KBL
roject:
roject:
roject:
P
P
P
Luffy (FAB#VP204)
ngineer:
ngineer:
ngineer:
E
E
T
Title:
T
itle:
itle:
E
DDR4_DIMMB
DDR4_DIMMB
DDR4_DIMMB
8
ize
ize
S
Size
S
D
D
D
Date: Sheetof
Date: Sheetof
1
2
3
4
5
6
7
Date: Sheet o
D
Series
ev
ev
R
Rev
R
V01
V01
V01
f
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
20
20
20 81Tuesday, September 26, 2017
Page 21
Vinafix.com
+V1P2U_VDDQ
5
+
V1P2U_VDDQ
4
+V1P2U_VDDQ
3
2
1
CM14
1uF 6.3V 10%
X7R
C0402
I
CM37
1uF 6.3V 10%
X7R
C0402
I
CM46
10uF 6.3V 20%
X5R
C0603
I
CM27
1uF 6.3V 10%
X7R
C0402
I
CM15
CM16
1uF 6.3V 10%
1uF 6.3V 10%
X7R
X7R
C0402
C0402
I
I
CM39
CM38
1uF 6.3V 10%
1uF 6.3V 10%
X7R
X7R
C0402
C0402
I
I
CM47
CM48
10uF 6.3V 20%
10uF 6.3V 20%
X5R
X5R
C0603
C0603
I
I
+V2P5U_VPP
CM28
CM29
1uF 6.3V 10%
1uF 6.3V 10%
X7R
X7R
C0402
C0402
I
I
CM17
1uF 6.3V 10%
X7R
C0402
I
CM40
1uF 6.3V 10%
X7R
C0402
I
CM49
10uF 6.3V 20%
X5R
C0603
I
CM84
1uF 6.3V 10%
X7R
C0402
I
CM18
1uF 6.3V 10%
X7R
C0402
I
CM41
1uF 6.3V 10%
X7R
C0402
I
CM85
1uF 6.3V 10%
X7R
C0402
I
CM13
1uF 6.3V 10%
X7R
C0402
I
D D
+V1P2U_VDDQ
CM36
1uF 6.3V 10%
X7R
C0402
I
+V1P2U_VDDQ
CM45
10uF 6.3V 20%
X5R
C0603
I
C C
+V2P5U_VPP
CM26
1uF 6.3V 10%
X7R
C0402
I
B B
CM19
1uF 6.3V 10%
X7R
C0402
I
CM42
1uF 6.3V 10%
X7R
C0402
I
CM86
1uF 6.3V 10%
X7R
C0402
I
CM20
1uF 6.3V 10%
X7R
C0402
I
CM43
1uF 6.3V 10%
X7R
C0402
I
CM87
1uF 6.3V 10%
X7R
C0402
I
CM21
1uF 6.3V 10%
X7R
C0402
I
CM44
1uF 6.3V 10%
X7R
C0402
I
CM88
1uF 6.3V 10%
X7R
C0402
I
CM22
1uF 6.3V 10%
X7R
C0402
I
CM25
1uF 6.3V 10%
X7R
C0402
I
1
uF:4 as near each x16
DRAM device as
possible
10uF:Distributed around
the DRAM devices
+V0.6S_VTT
CM104
1uF 6.3V 10%
X7R
C0402
I
+V0.6S_VTT
CM102
1uF 6.3V 10%
X7R
C0402
I
+V0.6S_VTT
CM105
1uF 6.3V 10%
X7R
C0402
I
CM103
1uF 6.3V 10%
X7R
C0402
I
+V0.6S_VTT
CM106
1uF 6.3V 10%
X7R
C0402
I
CM98
1uF 6.3V 10%
X7R
C0402
I
CM107
1uF 6.3V 10%
X7R
C0402
I
CM99
1uF 6.3V 10%
X7R
C0402
I
CM92
1uF 6.3V 10%
X7R
C0402
I
CM100
1uF 6.3V 10%
X7R
C0402
I
1uF:2 as near each x20
DRAM device as
possible
CM93
1uF 6.3V 10%
X7R
C0402
I
CM101
1uF 6.3V 10%
X7R
C0402
I
CM94
1uF 6.3V 10%
X7R
C0402
I
CM108
1uF 6.3V 10%
X7R
C0402
I
CM95
1uF 6.3V 10%
X7R
C0402
I
CM96
1uF 6.3V 10%
X7R
C0402
I
CM97
1uF 6.3V 10%
X7R
C0402
I
+V2P5U_VPP
1uF:2 as near each x16
DRAM device as
possible
+V2P5U_VPP
CM32
CM31
CM30
10uF 6.3V 20%
X5R
C0603
I
A A
10uF 6.3V 20%
X5R
C0603
I
5
10uF 6.3V 20%
X5R
C0603
I
+V1P2U_VDDQ
+V2P5U_VPP
+V0.6S_VTT
+V1P2U_VDDQ
+V2P5U_VPP
+V0.6S_VTT
10uF:Distributed around
the DRAM devices
(4,10,19,20,61,68)
(19,20,62)
(19,20,61)
4
3
+V0.6S_VTT
CM55
10uF 6.3V 20%
X5R
C0603
I
+V0.6S_VTT
CM124
1uF 6.3V 10%
X7R
C0402
I
CM56
10uF 6.3V 20%
X5R
C0603
I
CM122
1uF 6.3V 10%
X7R
C0402
I
3/31 add CAPs
CM127
1uF 6.3V 10%
X7R
C0402
I
10uF:Distributed around
the DRAM devices
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
Size
S
S
ize
ize
Title:
T
T
C
C
C
Date: Sheet o
Date: Sheet
2
Date: Sheet
Engineer:
itle:
itle:
DDR4 Decoupling
DDR4 Decoupling
DDR4 Decoupling
1
330S-KBL Series
Luffy
Luffy
Luffy
21
21 81Tuesday, September 26, 2017
21
o
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 22
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
Luffy
Luffy
Luffy
1
330S-KBL Series
R
Re v
R
ev
ev
V01
V01
22
22
22 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
Size
S
ize
ize
T
Title:
T
itle :
itle :
NA
NA
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
5
4
3
2
Date : Sheet
NA
ngineer:
Page 23
Vinafix.com
5
R
F Solution
4
3
2
1
Cross Moat Cap.
+VCC_CORE
D D
C C
C2313
0.01uF 16V 10%
X7R
C0402_N
I
C2314
0.01uF 16V 10%
X7R
C0402_N
I
EMC Solution
B B
+V3P3SX
+VCC_SA
+V3P3A
A A
5
4
3
+V3P3SX
(5,6,7,8,9,10,20,25,26,27,28,30,35,36,43,46,50,52)
+VCC_SA
(10,15,67)
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
Size
S
S
ize
ize
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
2
Date : Sheet
Title:
T
T
itle :
itle :
RF / EMC Solution
RF / EMC Solution
RF / EMC Solution
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
1
Re v
R
R
ev
ev
V01
V01
23
23
23 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 24
Vinafix.com
<XR_PAGE_TI TLE>
D
FLASH_SPI_CS0_N(5,50)
FLASH_SPI_MISO(5,50)
C
FLASH_SPI_IO2(5)
FLASH_SPI_MOSI(5,50)
FLASH_SPI_CLK(5,50)
FLASH_SPI_IO3(5)
6
+V5P0A
+V3P3A
R10929
+V3P3A
G
IR0402_N
0R
5%
R9871
0R
R9742 33R
R3021 33R
R9869
33R
R9870
33R
R3022 33R
Difference with ARMOUR
Series-resistor 0R
change to 33R
S
I
sot_323_dgs
2N7002 250mA 60V
D
Q8926
SH9512
NI
R0402_N
0R
5%
R9761
10K
5%
R0402_N
I
IR0402_N
5%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
IR0402_N
1%
+V3P3A_SPI_FLASH
R3001
R3002
10K
10K
5%
5%
R0402_N
R0402_N
I
I
40mA
FLASH_SPI_CS0_N_R
FLASH_SPI_MISO_R
FLASH_SPI_IO2_R
3
SPI ROM
U3002
1
/CS
2
DO(IO1)
3
/WP(IO2)
4
GND
W25Q64JVSSIQ
SOIC8_1P27PH_208_H2P0
I
4/5 Remove BIOS Socket
/HOLD(IO3)
DI(IO0)
28 7 5 4 1
D
+V3P3A_SPI_FLASH
C3058
0.1uF 10V 10%
X5R
C0402_N
I
8
VCC
7
6
CLK
5
FLASH_SPI_IO3_R
FLASH_SPI_CLK_R
FLASH_SPI_MOSI_R
C
ROM Socket
B
2/24 SIV:Delet ROM Socket @U3002
+V3P3A
A A
8 7
+V3P3A
(3,4,5,6,7,8,9,10,11,20,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
INTERNAL ON LY
BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:22:52 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
Size
Size
ize
T
Title:
T
itle :
itle :
SYSTEM FLASH
SYSTEM FLASH
Custom
Custom
Custom
Date : Sheet
Date : Sheet
34
Date : Sheet
SYSTEM FLASH
2
ngineer :
330S-KBL Series
Luffy
Luffy
Luffy
o
24
o
24
o
24 81Tuesday, September 26, 2017
f
f
f
156
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
R
Re v
R
V01
V01
V01
ev
ev
B
Page 25
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
D
SATA0_TX_HDD_DP(9)
C
B
SATA0_TX_HDD_DN(9)
SATA0_RX_HDD_DN(9)
SATA0_RX_HDD_DP(9)
+V5P0S
1
1
JP6008
JUMP
43X39
NOBOM
C9785
C9786
2
+V3P3SX
2
0.01uF 16V 10%
0.01uF 16V 10%
+5VS_HDD
C9787
C9788
C9782
10uF 6.3V
X5R
C0603
I
0.01uF 16V 10%
0.01uF 16V 10%
IX7R
C0402_N
IX7R
C0402_N
112
JP6009
JUMP
43X39
NOBOM
C9783
10uF 6.3V
X5R
C0603
I
SATA0_TX_HDD_DP_CON
IX7R
C0402_N
SATA0_TX_HDD_DN_CON
IX7R
C0402_N
SATA0_RX_HDD_DN_CON
2016/05/19 Modify RX+,RX-
2
KEEP OPEN
SATA0_RX_HDD_DP_CON
C9784
0.1uF 10V 10%
X5R
C0402_N
I
J2-HDD
S1
GND_1
S2
TXP
S3
TXN
S4
GND_2
S5
RXN
S6
RXP
S7
GND_3
P1
VCC33_1
P2
VCC33_2
P3
VCC33_3
P4
DGND_1
P5
AGND_1
P6
AGND_2
P7
V5_1
P8
V5_2
P9
V5_3
P10
AGND_3
P11
RESERVE
P12
DGND_2
P13
V12_1
P14
V12_2
P15
V12_3
WSAF0622-0A00
I
cn_sata_wsaf0622-0a00
CIS OK - 20170717 YD
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
25
o
25
o
o
25 81Tuesday, September 26, 2017
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
INTERNAL ONLY
BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:22:52 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
Size
S
ize
ize
T
T
Title:
itle :
itle :
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
34
2
HDD
HDD
HDD
ngineer:
Page 26
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
M.2 SSD Module
SH4200
D
I
0R
R0805_N
5%
1.4A @ADATA 128GB SSD
2.6A @ADATA 256GB SSD
+V3P3A_SSD+V3P3SX
Change SH4200 0805 shunt to resistor
+V3P3A_SSD
SSD_PEDET(8)
C4208
0.1uF 10V 10%
X5R
C0402_N
I
R4200 0R
R4201 0R
+V3P3A
5%
5%
R10869
100K
5%
R0402_N
R10900
I
R10870
100K
Pin69
5%
PICE module spec is N/C
SATA module spec is GND
R0402_N
NI
PCIE12_SSD_RX_DP_R
IR0402_N
PCIE12_SSD_RX_DN_R
IR0402_N
0R
JSSD1
1
GND_1
3
GND_3
5
PERn3
7
PERp3
9
GND_9
11
PETn3
13
PETp3
15
GND_15
17
PERn2
19
PERp2
21
GND_21
23
PETn2
25
PETp2
27
GND_27
29
PERn1
31
PERp1
33
GND_33
35
PETn1
37
PETp1
39
GND_39
41
PERn0/SATA-B+
43
PERp0/SATA-B-
45
GND_45
47
PETn0/SATA-A-
49
PETp0/SATA-A+
51
GND_51
53
REFCLKN
55
REFCLKP
57
GND_57
K
67
NC32
NIR0402_N
5%
69
PEDET (OC-PCIe)
71
GND_71
73
GND_73
75
GND_75
ey M
SUSCLK(32kHz) (I)(0/3.3V)
ND12
ND13
G
G
76
77
3.3V_2
3.3V_4
Reserved_6
Reserved_8
DAS/DSS# (O)(OD)
3.3V_12
3.3V_14
3.3V_16
3.3V_18
Reserved_20
Reserved_22
Reserved_24
Reserved_26
Reserved_28
Reserved_30
Reserved_32
Reserved_34
Reserved_36
DEVSLP (I)(0/3.3V)
Reserved_40
Reserved_42
Reserved_44
Reserved_46
Reserved_48
PERST# (I)(0/3.3V)
CLKREQ# (IO)(0/3.3V)
PEWake# (IO)(0/3.3V)
Reserved_56
Reserved_58
3.3V_70
3.3V_72
3.3V_74
51750-0750P-012
+V3P3A_SSD
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
SSD_CLK_REQ_N_R
52
M.2_SSD_PE_WAKE_N
54
56
58
68
70
72
74
I
CON_75P_PH05_SMD_51736_RVS_M
PM_SUSCLK_SSD
SATA2_DEVSLP
R4206 0R
R4205 0R
Pin54
PICE module spec is N/C
SATA module spec is N/C
Pin68
PICE module spec is N/C
SATA module spec is N/C
(9)
5%
+V3P3A_SSD
5%
NIR0402_N
TP9980
R4207
10K
5%
R0402_N
I
IR0402_N
1/4 Add R4206 PU
PLT_RST_N
SSD_CLK_REQ_N
PCIE_WAKE_PCH_N
(7,43,50,74)
(7)
(7,43)
C4209
22uF 6.3V 20%
X5R
C0603_N
I
C
C4204
22uF 6.3V 20%
X5R
C0603_N
I
C4205
0.1uF 10V 10%
X5R
C0402_N
I
PCIE12 RX
follow intel CRB
B
Difference with armour
SSD interface SATA c hange to PCIE
If install SATA CARD,R4200,R4201 need install 0.01uF
C0606,C0607 need install 0.01uF
NGF F
SSD module
inte rface
Refe rence
Detect pin
A A
PCIE
R4200,R4201 install 0ohm
C0606,C0607 install 0.22uF
R1050 install 10Kohm
R1087 uninstall 100Kohm
Default
Default
DefaultDefault
C4206
0.1uF 10V 10%
X5R
C0402_N
I
PCIE9_SSD_RX_DN(9)
PCIE9_SSD_RX_DP(9)
PCIE9_SSD_TX_DN_C(9)
PCIE9_SSD_TX_DP_C(9)
PCIE10_SSD_RX_DN(9)
PCIE10_SSD_RX_DP(9)
PCIE10_SSD_TX_DN_C(9)
PCIE10_SSD_TX_DP_C(9)
PCIE11_SSD_RX_DN(9)
PCIE11_SSD_RX_DP(9)
PCIE11_SSD_TX_DN_C(9)
PCIE11_SSD_TX_DP_C(9)
PCIE12_SSD_RX_DP(9)
PCIE12_SSD_RX_DN(9)
PCIE12_SSD_TX_DN_C(9)
PCIE12_SSD_TX_DP_C(9)
PCIE_REFCLK_SSD_DN(7)
PCIE_REFCLK_SSD_DP(7)
SATA
R4200,R4201 install 0.01uF
C0606,C0607 install 0.01uF
R1050 uninstall 10Kohm
R1087 install 100Kohm
C4207
0.1uF 10V 10%
X5R
C0402_N
I
3/16 Add SSD(PCIE or SATA) BOM option table
D
C
B
Co-lay PCIE12 RX,reserved R4202,R4203
please close to R4200,R4201
8 7
+V3P3SX
+V3P3SX
(5,6,7,8,9,10,20,25,27,28,30,35,36,43,46,50,52)
INTERNAL ONLY
BPAGE DRAWING
sky_y_mrd.+V3P3. 26
Wed Jun 03 11:22:52 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
S
Size
ize
ize
T
T
Title:
itle :
itle :
PCIE SSD MODULE
PCIE SSD MODULE
Custom
Custom
Custom
Date : Sheet
Date : Sheet
34
Date : Sheet
PCIE SSD MODULE
2
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
o
26
26 81Tuesday, September 26, 2017
o
26
o
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 27
Vinafix.com
<
XR_PAGE_T ITLE >
+V3P3SX +V3.3S_IO
D
SH9519
0R
IR0402
5%
6
3
28 7 5 4 1
D
C
+V3P3A_EC
R10931
10K
5%
R0402_N
I
B
A A
RECOVERY
PWR_SWIN#(50)
+V3.3AL_LID_SENSOR
R10930
R0402_N
+V3P3A
R10868
100K
5%
R0402_N
I
USB2_P3_WP2_OC_N
USB3_P3_RX_DN(9)
USB3_P3_RX_DP(9)
USB3_P3_TX_DN(9)
USB3_P3_TX_DP(9)
USB2_P3_WP3_DN(9)
+V3P3A_EC
R10109
10K
5%
R0402_N
I
10K
5%
I
LID_INT_N
USB2_P3_WP3_DP(9)
USB2_P3_WP2_OC_N(9)
PWR_SWIN#
+V3P3A
0.1uF 10V 10%
0.1uF 10V 10%
USB2_P8_SD_DN(9)
USB2_P8_SD_DP(9)
SH9524
EC_PWR_LED_W#(50,51)
+V3.3S_IO
C10062
C10061
RECOVERY(50)
LID_INT_N(50)
+V3.3AL_LID_SENSOR
0R
IR0402
5%
+RTCBATT
C0402_N
C0402_N
+V5P0A
I
X5R
I
X5R
USB3_P3_TX_DN_C
USB3_P3_TX_DP_C
C8003
0.1uF 10V 10%
X5R
C0402_N
I
2
3
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
JCONN1_IO
1
3
cn_fpc_40535w90-30pn_0p5_1-30
40553W90-30PN-SHLOATCR
I
C
B
8 7
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
IO CONNECTOR
IO CONNECTOR
Custom
Custom
Custom
Date : Sheet
Date : Sheet
34
Date : Sheet
IO CONNECTOR
2
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
27
o
27
o
o
27 81Tuesday, September 26, 2017
f
f
f
156
Re v
R
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 28
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
D
+V3P3SX +V3.3S_FP
SH9523
R10112
0R
I-FPR0402_N
5%
C
USB2_P6_FP_DN(9)
USB2_P6_FP_DP(9)
B
CO-CH_L4_PH0P8_H1_AB
B1 B2
A1 A2
L9517
67ohm 320mA +-25%
NI
R10111
0R
I-FPR0402_N
5%
USB2_P5_FP_CONN_DN
USB2_P5_FP_CONN_DP
FP OPTION
0R
I-FPR0402
5%
+V3.3S_FP
C10680
0.1uF 10V 10%
X5R
C0402_N
I-FP
FP1
G1
G1
1
2
3
4
5
6
7
8
G2
G2
50696-0080M-002
I
CON_FPC8p_PH0P5_H1P2
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
28
28 81Tuesday, September 26, 2017
o
28
o
o
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
INTERNAL ONLY
BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:22:53 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
S
Size
ize
ize
T
T
Title:
itle :
itle :
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
34
2
ngineer:
FINGER PRINT
FINGER PRINT
FINGER PRINT
Page 29
Vinafix.com
1
2
3
4
5
+V3P3A
G
SML0_DATA
5
U9022
A A
SML0_CLK
1
SMBCLK
MBDATA
S
ALERT#
ND
VS
G
+
2
4
PU THERMAL SENSOR
3
G753T11U
SOT23_5
I
R10110
RI92
+V3P3A
7.5K
1%
0R
5%
C10063
0.1uF 16V 10%
X7R
C0402
I
+V3P3A
IR0402_N
THERMAL3_ALERT#
IR0402_N
D1
S1
G
1
THERMAL_ALERT
QT2A
2N7002KDW 115mA 60V
SOT363V
I
SML0_CLK
SML0_DATA
G
1
S1
1
QX12A
2N7002KDW 115mA 60V
SOT363V
I
D1
G
2
D2
S2
QX12B
2N7002KDW 115mA 60V
SOT363V
I
/4 Add connect to SOC & EC
SMB2_THM_CLK
SMB2_THM_DATA
(50)
EC
(50)
B B
1
/5 Power modify +V3P3A
+V3P3A
C C
C2830
R2807
10.5K
R0402
I
I
+V3P3A
C2829
0.1uF 16V 10%
X7R
C0402
I
2200pF 50V 10%
C0402
X7R
1%
C
PU THERMAL SENSOR
U2800
1
H_THERMDA
H_THERMDC THERMAL_ALERT#
CPU_THERM#
VCC
2
DXP
3
DXN
4
THERM#
G788P81U
MSOP8_PH0P65_3X3_H1P1
I
SCLK
SDATA
ALERT#
GND
SML0_CLK
8
SML0_DATA
7
6
5
R2808
7.5K
1%
IR0402_N
2N7002KDW 115mA 60V
QT1B
SOT363V
+V3P3A
RI70
D2
S2
I
G
2
D1
S1
G
1
0R
NIR0402_N
5%
RT1
QT1A
2N7002KDW 115mA 60V
SOT363V
I
SHUTDOWN#
EC_WRST#
330K
IR0402_N
5%
THERMAL_ALERT
(60)
(50)
VR_PWRGD
(7,66)
H_THERMDA
Q2800
MMBT3904 200mA 40V
sot_23
I
1
2 3
CHARGE THERMAL SENSOR
H_THERMDC
GPIO_19_CTF_R(74)
D D
THERMAL_ALERT#
+V3P3A
1
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,35,42,50,51,55,56,60,62,65,66,68,69)
2
3
(5)
0R
DISR0402_N
5%
SHUTDOWN#
RG344
RG345
100K
5%
R0402_N
I
2.2K
IR0402_N5%
CG307
0.1uF 10V 10%
X5R
C0402
I-DIS
G
2
SOT363V
I
RI93
D2
S2
QT2B
2N7002KDW 115mA 60V
GNDGND
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
S
Size
ize
ize
T
T
Title:
itle:
itle:
CPU THERMAL SENSOR
CPU THERMAL SENSOR
B
B
B
Date : Sheet
Date : Sheet
4
Date : Sheet
CPU THERMAL SENSOR
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
29
29
29 81Tuesday, September 26, 2017
5
R
R
Re v
ev
ev
V01
V01
V01
o
o
o
f
f
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
f
Page 30
Vinafix.com
1
+V5P0S
4
0mil
C3000
10uF 10V 20%
X5R
A A
B B
C0603
I
+V5P0S
+V3P3SX
C3001
0.1uF 10V 10%
X5R
C0402_N
I
FAN_SPEED1(50)
R3000
R0402
+V3P3SX
10K
5%
I
C3002
0.01uF 16V 10%
X7R
C0402_N
I
+V5P0S
+V3P3SX
EC_FAN_PWM1(50)
(10,25,35,36,46)
(5,6,7,8,9,10,20,25,26,27,28,35,36,43,46,50,52)
2
3
/7 R9847 connect to +V5P0S,change to +V3P3 SX
+V3P3SX
+V5P0S
4
R9847
R0402
10K
5%
NI
0mil
SH9521
I
R0603_N
5%
EC_FAN_PWM1
0R
F
AN conn
JFAN1
1
2
3
4
1
2
3
4
C
IS ok
G2
H2
S
5/10 change FAN CONN
H1
S
50208-00401-001
G1
con_fpc4p_ph0p8_h1p7
I
3
6/21 JFAN1 f ootprint CON_FPC4P_ PH0P6_H1P55
change to con_wtb_4p_ph0p6_h1p55_50376
1
/11 Update FAN pin define
4
5
C C
D D
roject:
roject:
roject:
nginee r:
nginee r:
nginee r:
5
330S-KBL Series
Luffy
Luffy
Luffy
30
30 81Tuesday, September 26, 2017
30
o
o
f
f
f
Re v
R
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
P
P
P
E
E
Size
S
S
ize
ize
Title:
T
T
itle:
itle:
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
1
2
3
4
Date : Sheet
FAN conn
FAN conn
FAN conn
E
Page 31
Vinafix.com
330S-KBL Series
Project:
Project:
Project:
Luffy
Luffy
Luffy
Engineer:
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
NA
NA
NA
E
E
E
Date: Sheet of
Date: Sheet o f
Date: Sheet o f
Rev
Rev
Rev
V01
V01
V01
31 81Tuesday, September 26, 2017
31 81Tuesday, September 26, 2017
31 81Tuesday, September 26, 2017
Page 32
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
o
32
32 81Tuesday, September 26, 2017
32 81Tuesday, September 26, 2017
f
156
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
8 7
INTERNAL ONLY
BPAGE DRAWING
sky_y_mrd.+V3P3. 32
Wed Jun 03 11:22:55 2015
P
Project:
Project:
roject:
E
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
NA
NA
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
34
Date : Sheet
NA
2
ngineer:
Page 33
Vinafix.com
<XR_PAGE_TI TLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
o
33
33 81Tuesday, September 26, 2017
33
f
f
156
Re v
R
Re v
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
INTERNAL ON LY Size
BPAGE DRAWING
sky_y_mrd.+V1P0.33
Wed Jun 03 11:22:55 2015
34
Size
S
Custom
Custom
Custom
Date : Sheet o
Date : Sheet o f
Date : Sheet
P
P
Project:
roject:
roject:
E
E
Engineer:
ngineer :
ize
T
Title:
Title:
itle :
NA
NA
NA
2
ngineer :
Page 34
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
34
o
34
o
34 81Tuesday, September 26, 2017
f
f
f
156
Re v
R
Re v
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
Wed Jun 03 11:22:56 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
Size
ize
Title:
T
Title:
itle :
NA
NA
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
34
Date : Sheet
NA
2
ngineer:
Page 35
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
HDMI Connector
HDMI_TX2_CMC_DP
HDMI_TX2_CMC_DN
HDMI_TX1_CMC_DP
HDMI_TX1_CMC_DN
HDMI_TX0_CMC_DP
HDMI_TX0_CMC_DN
HDMI_CLK_CMC_DP
HDMI_CLK_CMC_DN
4
I/O3
5
I/O4
AZ1045-04F.R7G
lcc10_ns_2p5x1p0_p65h
NI
Q3202
BSS138 300mA 50V
S
G
sot23_gsd
Q3204
BSS138 300mA 50V
S
G
sot23_gsd
D
I
D
I
9
C
N
7
C
N
ND
G
8
0.1UF C 0402 10V
0.1UF C 0402 10V
0.1UF C 0402 10V
0.1UF C 0402 10V
0.1UF C 0402 10V
0.1UF C 0402 10V
0.1UF C 0402 10V
0.1UF C 0402 10V
0
6
1
C
C
N
N
ND
G
3
D
DDI1_TX0_DP(3)
DDI1_TX0_DN(3)
DDI1_TX1_DP(3)
DDI1_TX1_DN(3)
C
DDI1_TX2_DP(3)
DDI1_TX2_DN(3)
DDI1_TX3_DP(3)
DDI1_TX3_DN(3)
HDMI_TX0_DN
HDMI_TX0_DP
HDMI_TX2_DP
HDMI_TX2_DN
B
1
I/O1
2
I/O2
C3201
C3202
C3203
C3204
C3205
C3206
C3207
C3208
ESD3201
+V3P3A +V3P3A
R3219
R3218
10K
10K
5%
5%
R0402_N
R0402_N
I
A A
DDI1_DDC_SCK(3)
DDI1_DDC_SDA(3)
DDI1_DDC_SCK
DDI1_DDC_SDA
8 7
I
for EMI Co-lay
0R
R3201
L3201
A1 A2
B1 B2
SDCW2012C-2-900TF
0R
R3202
R3203 0R
SDCW2012C-2-900TF
A1 A2
NI
B1 B2
L3202
R3210
0R
R3213 0R
L3203
A1 A2
B1 B2
SDCW2012C-2-900TF
R3214 0R
0R
R3216
SDCW2012C-2-900TF
R3217 0R
R3221
10K
5%
R0402_N
I
A1
B1 B2
L3204
HDMI_TX1_DP
HDMI_TX1_DN
HDMI_CLK_DN
HDMI_CLK_DP
+VHDMI
AC
R3222
10K
5%
R0402_N
I
HDMI_DDC_SDA
A2
NI
1
I/O1
2
I/O2
D3201
BAT42W-7-F DIODES
RN_+VHDMI
HDMI_DDC_SCL
IR0402_N5%
IR0402_N5%
IR0402_N5%
IR0402_N5%
IR0402_N5%
IR0402_N5%
IR0402_N5%
IR0402_N5%
ESD3202
C3211
uF 10V 0402
1
HDMI_TX2_DP
HDMI_TX2_DN
HDMI_TX1_DP
HDMI_TX1_DN
HDMI_TX0_DP
HDMI_TX0_DN
HDMI_CLK_DP
HDMI_CLK_DN
0
7
9
1
C
C
N
N
ND
G
3
8
6
C
C
N
N
ND
G
+V5P0S
+V3P3SX
+V3P3A
INTERNAL ONLY
4
I/O3
5
I/O4
AZ1045-04F.R7G
lcc10_ns_2p5x1p0_p65h
NI
+V5P0S
+V3P3SX
+V3P3A
HDMI_TX2_CMC_DP
HDMI_TX2_CMC_DN
HDMI_TX1_CMC_DP
HDMI_TX1_CMC_DN
HDMI_TX0_CMC_DP
HDMI_TX0_CMC_DN
HDMI_CLK_CMC_DP
HDMI_CLK_CMC_DN
470R 0402 5%
470R 0402 5%
R3208
I
R3211
470R 0402 5%
R3204
I
R3209
470R 0402 5%
I
I
R3205
470R 0402 5%
I
470R 0402 5%
+V3P3SX
R10043
10K
5%
R0402_N
I
+V5P0S
+VHDMI
FH2
KMC3S035RY 350mA 16V
I
FS1307
+VHDMI
C3209
C3210
22pF 50V 5%
NPO
C0402_N
I
uF 10V 0402
1
5/3 c hange to 1M
+V3P3SX
R3220
1M
R0402
I
DDI1_HPD(3)
(10,25,30,36,46)
(5,6,7,8,9,10,20,25,26,27,28,30,36,43,46,50,52)
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,42,50,51,55,56,60,62,65,66,68,69)
HDMI_TX2_DP
HDMI_TX2_DN
HDMI_TX1_DP
HDMI_TX1_DN
HDMI_TX0_DP
HDMI_TX0_DN
HDMI_CLK_DP
HDMI_CLK_DN
HDMI_CEC_1
HDMI_DDC_SCL
HDMI_DDC_SDA
HDMI_HPD
5%
S
Q3203
2N7002KW 115mA 60V
sot_323_dgs
I
BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:22:56 2015
34
R3212
R3207
470R 0402 5%
470R 0402 5%
I
I
R3206
I
HDMI_PLS_FET
D
Q3201
G
BSS138 300mA 50V
sot23_gsd
I
S
JHDMI_14
W-HD02619-0A00
14
JHDMI_15
1
D2+
2
D2 Shield
3
D2-
4
D1+
5
D1 Shield
6
D1-
7
D0+
8
D0 Shield
9
D0-
10
CK+
11
CK Shield
12
CK-
13
CE Remote
14
NC
15
DDC CLK
16
DDC DATA
17
GND
18
+5V
19
HP DET
W-HD02719-0A00
cn_hdmi_w-hd02619-0a00
15
PLACE CLOSE TO J_HDMI
G
R3223
00K 0402 1%
1
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
ngineer:
HDMI_HPD
12
CR9052
D
C3212
uF 10V 0402
1
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
HDMI CONNECTOR
HDMI CONNECTOR
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
HDMI CONNECTOR
2
20
SHELL1
21
SHELL2
22
SHELL3
23
SHELL4
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
I
330S-KBL Series
Luffy
Luffy
Luffy
35
35 81Tuesday, September 26, 2017
35
156
Re v
R
R
ev
ev
V01
V01
V01
o
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
D
C
B
Page 36
Vinafix.com
EDP DISPLAY 1920X1200 (12.2INCH)
3/22 FB8 200 0603 Bead change to JP8200 JUMP_43X79
EDP_VDD_EN(3)
Change the SH8200 SH8201 0402
shunt to resistor
EDP_TX1_SOC_DP(3)
EDP_TX1_SOC_DN(3)
EDP_TX0_SOC_DP(3)
EDP_TX0_SOC_DN(3)
EDP_AUX_SOC_DP(3)
EDP_AUX_SOC_DN(3)
EDP_TX1_SOC_DP
EDP_TX1_SOC_DN
EDP_TX0_SOC_DP
EDP_TX0_SOC_DN
EDP_AUX_SOC_DP
EDP_AUX_SOC_DN
USB 2.0 touc h panel
USB2_P5_Touch_DN(9)
USB2_P5_Touch_DP(9)
C8213
C0402_N
C8214
C8215
C8216
C8217
C8218
+V3P3SX
C8207
22uF 6.3V 20%
X5R
C0603_N
I
EDP_VDD_EN
USB 2.0 Camera
USB2_P7_CAM_DN(9)
USB2_P7_CAM_DP(9)
0.1uF 10V 10%
0.1uF 10V 10%
X5RC0402_N
0.1uF 10V 10%
X5RC0402_N
0.1uF 10V 10%
X5RC0402_N
0.1uF 10V 10%
X5RC0402_N
0.1uF 10V 10%
X5RC0402_N
EDP2 DSI BRIDGE CONTROL SIGNAL BREAKEOUT
EDP_TX1_C_DP
I
X5R
EDP_TX1_C_DN
I
EDP_TX0_C_DP
I
EDP_TX0_C_DN
I
EDP_AUX_C_DP
I
EDP_AUX_C_DN
I
U8201
5
VIN
3
EN
2
GND
APL3512ABI-TRG
SOT23_5
I
Difference with armour
U8201 WS 4601E-5/TR
change to APL3512ABI-TRG
RBD3 0R
RBD4 0R
1
VOUT
4
SS
NIR0402_N
5%
90ohm 330mA +-25%
B1 B2
A1 A2
L4-AB-2X1_2H1EA
LBD2
5%
NIR0402_N
R9771
IR0402_N
67ohm 320mA +-25%
L9505
A1 A2
B1 B2
CO-CH_L4_PH0P8_H1_AB
R9772
IR0402_N
R9773
IR0402_N
67ohm 320mA +-25%
L9506
A1
B1 B2
CO-CH_L4_PH0P8_H1_AB
R9774
IR0402_N
R9775
IR0402_N
L9507
B2
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
R9776
IR0402_N
R8205
IR0402_N
LBD3
A1 A2
B1 B2
R8206
IR0402_N
+V3P3_DISPLAY
R9584
75R
1%
R0402_N
NI
C9583
0.01uF 16V 10%
C0402_N
X7R
I
USB2_P7_CAM_DN_R
I
USB2_P7_CAM_DP_R
0R
5%
NI
0R
5%
0R
5%
A2
NI
0R
5%
0R
5%
A1A2
NI
B1
0R
5%
0R
5%
90ohm 330mA +-25%
L4-AB-2X1_2H1EA
NI
0R
5%
SH8201
I
0R
R0603_N
5%
EDP_TX1_CONN_DP
EDP_TX1_CONN_DN
EDP_TX0_CONN_DP
EDP_TX0_CONN_DN
EDP_AUX_CONN_DP
EDP_AUX_CONN_DN
USB2_P5_TOUCH_CONN_DN
USB2_P5_TOUCH_CONN_DP
C8201
10uF 6.3V 20%
X5R
C0603_N
I
C8200
1uF 6.3V 10%
X5R
C0402_N
I
5/11 change CAPs
Difference with armour
Add R8221 change to install
LCDBLK_OFF(8,50)
+V3P3_DISPLAY_CONN
C9541
0.1uF 10V 10%
X5R
C0402_N
I
+VBATA_BKLT_CONN
C8202
10uF 25V 20%
X5R
C0603_N
I
EDP_BKLT_EN
R8221
100K
5%
R0402_N
I
C9540
10uF 25V 20%
X5R
C0603_N
I
LCDBLK_OFF
R8211
100K
5%
R0402_N
I
R8202 0R
IR0402_N
EDP_HPD
EDP_BKLT_PWM(3)
+V3P3_DISPLAY_CONN
+V3P3SX
+V3P3SX+V5P0S
LCDBLK_OFF_R
5%
EDP_BKLT_EN(3)
EDP_HPD(3)
DMIC_DATA(46)
DMIC_CLK(46)
3/23 Add
C8219
1uF 25V 10%
X5R
C0603_N
I
+V3P3_DISPLAY_CONN
R9917
R10871
R10872
EDP_TX1_CONN_DP
EDP_TX1_CONN_DN
0R
5%
0R
5%
0R
5%
C8220
0.1uF 25V 10%
X5R
C0402_N
I
R10933
10K
5%
R0402_N
I
R8203
100K
5%
R0402_N
I
+VBATA_BKLT_CONN
EDP_BKLT_PWM
EDP_BKLT_EN
EDP_HPD
EDP_AUX_CONN_DN
EDP_AUX_CONN_DP
EDP_TX0_CONN_DP
EDP_TX0_CONN_DN
+V3P3SX_camera
IR0402_N
USB2_P7_CAM_DP_R
USB2_P7_CAM_DN_R
+V3P3SX_camera
USB2_P5_TOUCH_CONN_DP
USB2_P5_TOUCH_CONN_DN
TOUCH_EN
+V3P3SX_touch
IR0402_N
NIR0402_N
6.5V x [80.6/(220 +80.6)] = 1.743V
1.743V - 6.5V = -4.757V
C8221
1uF 25V 10%
X5R
C0603_N
I
Q8201
D
2N7002 250mA 60V
sot_323_dgs
S
I
G
R8200
220K
5%
R0402_N
I
2/22 change CONN
JEDP1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
50406-04071-001
I
JP8200
JUMP
JUMP_43X79
NOBOM
1 2
S D
S
G
G
41
42
43
44
45
CIS ok
VGS= -4.5V
Q8200
DMP3160L-7 -2.7A -30V
D
sot23_gsd
I
R8201
80.6K
R0402
1%
I
1 VBATA_BKLT
2 VBATA_BKLT
3 VBATA_BKLT
4 VBATA_BKLT
5 NC
6 EDP_BKLT_PWM
7 EDP_BKLT_EN
8 GND
9 GND
10 EDP_HPD
11 GND
12 V3P3_DISPLAY
13 V3P3_DISPLAY
14 GND
15 EDP_AUX_CONN_DN
16 EDP_AUX_CONN_DP
17 GND
18 EDP_TX0_CONN_DP
19 EDP_TX0_CONN_DN
20 GND
21 EDP_TX1_CONN_DP
22 EDP_TX1_CONN_DN
23 GND
24 NC
25 V3P3SX_camera
26 DMIC_DATA
27 DMIC_CLK
28 GND
29 GND
30 USB2_P7_CAM_DP_R
31 USB2_P7_CAM_DN_R
32 V3P3SX_camera
33 GND
34 USB2_P5_TOUCH_CONN_DP
35 USB2_P5_TOUCH_CONN_DN
36 GND
37 TOUCH_ENABLE
38 NC
39 V3P3SX_touch
40 V3P3SX_touch
+VBATA_BKLT_CONN+VSYS
C8222
33pF 50V 5%
NPO
C0402_N
I
C8223
0.1uF 25V 10%
X5R
C0402_N
I
+VSYS
+V3P3SX
+VSYS
(59,60,61,63,67,69,71)
+V3P3SX
(5,6,7,8,9,10,20,25,26,27,28,30,35,43,46,50,52)
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
Size
S
ize
ize
T
Title:
T
itle :
itle :
DISPLAY
DISPLAY
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
Date : Sheet
DISPLAY
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
36
36
36 81Tuesday, September 26, 2017
R
Re v
R
ev
ev
V01
V01
V01
o
o
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
f
Page 37
Vinafix.com
<XR_PAG E_TI TLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
o
37
o
37
37 81Tuesday, September 26, 2017
f
f
156
R
Re v
Re v
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
BPAGE DRAWING
apl_ff.GND
Fri May 27 06:47:32 2016
P
P
Project:
roject:
roject:
E
E
Engineer:
ngineer :
S
Size
Size
ize
T
Title:
Title:
itle :
USB2.0
USB2.0
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet
34
Date : Sheet
USB2.0
2
ngineer :
Page 38
Vinafix.com
<XR_PAGE_TITLE>
Sensors
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
+V3.3AL
8 7
+V3.3AL (11,42,50,51,58,60)
P
P
Project:
roject:
roject:
E
Engineer:
Engineer:
S
Size
Size
ize
T
Title:
Title:
itle :
LID
LID
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
34
Date : Sheet
LID
2
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
38
38
o
38 81Tuesday, September 26, 2017
f
156
R
Re v
Re v
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 39
Vinafix.com
Project:
Project:
Project:
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
Date : Sheet o f
NA
NA
NA
Engineer:
330S-KBL Series
Luffy
Luffy
Luffy
39 81Tuesday, September 26, 2017
39 81Tuesday, September 26, 2017
39 81Tuesday, September 26, 2017
Re v
Re v
Re v
V01
V01
V01
Page 40
Vinafix.com
<XR_PAGE_TI TLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
40 81Tuesday, September 26, 2017
40 81Tuesday, September 26, 2017
40 81Tuesday, September 26, 2017
156
Re v
Re v
Re v
V01
V01
V01
8 7
Wed Jun 03 11:22:59 2015
Project:
Project:
Project:
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
Date : Sheet o f
34
2
NA
NA
NA
Engineer:
Page 41
Vinafix.com
<XR_PAGE_TI TLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
41 81Tuesday, September 26, 2017
41 81Tuesday, September 26, 2017
41 81Tuesday, September 26, 2017
156
Re v
Re v
Re v
V01
V01
V01
8 7
INTERNAL ON LY
BPAGE DRAWING
sky_y_mrd.+V3P3.41
Wed Jun 03 11:22:59 2015
Project:
Project:
Project:
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
Date : Sheet o f
34
2
NA
NA
NA
Engineer:
Page 42
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
R3961
+V5P0A
+V3P3A
USB2_P1_WP1_DN(9)
USB2_P1_WP1_DP(9)
0R
5%
4/20 change rating
+V3.3AL
IR0402_N
CC452
22uF 6.3V 20%
X5R
C0603_N
I
R3900
100K
5%
R0402
I
R3901
0R
R0402_N
5%
NI
USB3.0
0R
5%
CR9012
NI
IR0805_N
12
+V5CP_R
EC_ACDET(50)
12
CR9013
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
NI
D
R10060
D+/D- ESD
+V5CP
C
USB2_P1_WP1_DP_CONN
USB2_P1_WP1_DN_CONN
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
EC_USB_PWR_EN(50)
B
USB3_P1_TX_DP_CONN
USB3_P1_TX_DN_CONN
C1271
C0402_N
C1270
C0402_N
USB2_P1_DN
USB2_P1_DP
0.1uF 10V 10%
0.1uF 10V 10%
USB3_P1_RX_DN_CONN
USB3_P1_RX_DP_CONN
CR9006
A A
+V3.3AL
+V5CP
+V3P3A
8 7
1
I/O1
2
I/O2
+V3.3AL
+V5CP
+V3P3A
0
6
7
9
1
C
C
C
C
N
N
N
N
4
I/O3
5
I/O4
ND
ND
G
G
3
8
(11,50,51,58,60)
(10,60)
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
AZ1045-04F.R7G
lcc10_ns_2p5x1p0_p65h
NI
USB3_P1_RX_DN(9)
USB3_P1_RX_DP(9)
USB3_P1_TX_DN(9)
USB3_P1_TX_DP(9)
C3900
0.1uF 10V 10%
X5R
C0402_N
I
I
X5R
I
X5R
+V5P0A
(10,11,24,27,50,54,61,62,63,65,66,67,68,69,70,72)
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V5CP_R
5/23 change to 110K.
R3902
R0402_N
U3900
1
2
3
4
R3960
R0402_N
IN
DM_OUT
DP_OUT
ILIM_SEL
R3903
20K
110K
5%
R04021%I
I
13
14
15
16
17
ND
wPd
G
AULT
P
F
LIM_HI
I
LIM_LO
I
12
OUT
DM_IN
DP_IN
STATE#
TL1
TL2
TL3
N
E
C
C
C
TPS2546RTER
5
6
7
8
I
C_USB_PWR_EN_R
E
USB2_P1_DN
11
USB2_P1_DP
10
9
0R
5%
I
5/22 change to 100uF
100uF 6.3V +/-20%
SMD3.5X2.8mm
0R
R9007
5%
IR0402_N
NI
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
0R
IR0402_N
5%
0R
5%
IR0402_N
CO-CH_L4_PH0P8_H1_AB
67ohm 320mA +-25%
A1 A2
B1 B2
CO-CH_L4_PH0P8_H1_AB
67ohm 320mA +-25%
NI
0R
IR0402_N
5%
0R
5%
IR0402_N
NI
0R
5%
IR0402_N
USB3_P1_TX_DN_C
USB3_P1_TX_DP_C
L9003
L9508
L9002
A1 A2
B1 B2
R9006
R9853
R9852
R9012
A1 A2
B1 B2
R9011
+V3P3A
+V5P0A_USB_WP2
USB_STATUS#
TPS2546_CTL3
TPS2546_CTL2
TPS2546_CTL1
C10022
R3904
100K
5%
R0402_N
I
+
USB2_P1_WP0_OC_N
+V3.3AL
4/7 change from +V3P3A to +V3.3AL.
R3958
100K
5%
R0402_N
I
(50)
(50)
(50)
C9006
470pF 50V 5%
COG
C0402_N
I
34
USB_STATUS#
C9007
4.7uF 10V 10%
X5R
C0603_N
I
(9)
(50)
+V5P0A_USB_WP2
1
CR9054
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
2
I
USB2_P1_WP1_DN_CONN
USB2_P1_WP1_DP_CONN
USB3_P1_RX_DN_CONN
USB3_P1_RX_DP_CONN
USB3_P1_TX_DN_CONN
USB3_P1_TX_DP_CONN
5/22 add ESD
CR9081
0R
5%
NI
R0603_N
1
2
3
4
5
6
7
8
9
VBUS
D-
D+
GND
STDA_SSRX-
STDA_SSRX+
GND_DRAIN
STDA_SSTX-
STDA_SSTX+
JUSB3-14
W-US09709-0A00
14
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
USB3.0 CONN
USB3.0 CONN
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
Date : Sheet
USB3.0 CONN
2
ngineer:
12
13
ND3
ND4
G
G
ND1
ND2
G
G
W-US09809-0A00
10
11
cn_usb-3_w-us09809-0a00
15
CIS OK - 20170717 YD
330S-KBL Series
Luffy
Luffy
Luffy
42
42 81Tuesday, September 26, 2017
42
o
o
f
f
f
156
JUSB3-15
Re v
R
R
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
ev
ev
D
C
B
Page 43
Vinafix.com
<XR_PAGE_TI TLE>
WIFI & BT Module
6
3
28 7 5 4 1
D
C
B
+V3P3SX_CWS
C4320
4.7uF 6.3V 10%
X5R
C0603_N
I
0R
I
R0603_N
5%
SH4302
+V3P3SX_CWS+V3P3SX
C4321
4.7uF 6.3V 10%
X5R
C0603_N
I
C6001 & C6003 FOR PIN 72 &73
C6002 & C6000 FOR PIN 4 & 5
C4322
0.1uF 10V 10%
X5R
C0402_N
I
C4323
0.1uF 10V 10%
X5R
C0402_N
I
PCIE_WLAN_LN0_TX_SOC_DP(9)
PCIE_WLAN_LN0_TX_SOC_DN(9)
PCIE_WLAN_LN0_RX_SOC_DP(9)
PCIE_WLAN_LN0_RX_SOC_DN(9)
PCIE_REFCLK_WLAN_DP_R(7)
PCIE_REFCLK_WLAN_DN_R(7)
LPC_CLK_PRT80(5)
PCIE_WLAN_LN0_TX_SOC_DP
PCIE_WLAN_LN0_TX_SOC_DN
WLAN_CLK_REQ_N(7)
PCIE_WAKE_PCH_N(7,26)
R4319
IR0402_N
R9890
R9889
0R
5%
D
C
B
CIS ok
SLOT A KEY E
KEY E
P
LATFORM PIN OUT
ND76
G
76
77
2/16 change CONN
PCM_CLK/I2S_SCK
PCM_SYNC/I2S_WS
PCM_IN/I2S_SD_IN
PCM_OUT/I2S_SD_OUT
RESERVED_W_DISABLE2_N
UIM_SWP/PERST1_N
UIM_PWR_SNK/CLREQ1_N
UIM_PWR_SRC/GPIO1/PEWAKE1_N
ND77
G
3.3V_2
3.3V_4
LED1_N
LED2_N
GND_18
UART_WAKE_N
UART_RX
UART_TX
UART_CTS
UART_RTS
RESERVED_38
RESERVED_40
RESERVED_42
COEX3
COEX2
COEX1
SSCLK
PERST0_N
W_DISABLE1_N
I2C_DATA
I2C_CLK
ALERT
RESERVED_64
3.3V_72
3.3V_74
51750-0750P-005
TBD
+V3P3SX_CWS
2
4
6
8
10
12
14
16
18
20
22
32
34
36
38
40
42
44
46
48
50
52
54
56
SM_BAT_DATA_DEBUG
58
SM_BAT_CLK_DEBUG
60
62
64
66
68
70
72
74
I
TP9992
TP9993
WIFI/BT_SLOT_TX
WIFI/BT_SLOT_RX
R4320
0R
R0402_N
5%
SUS_CLK_R
WLAN_RST_R
I
4/21 Add SM_BAT_DATA connect to JWLAN1.58 ,
Add SM_BAT_CLK connect to JWLAN1.60,
Debug card need.
TP9976
TP9977
TP10009
TP10010
4/21 Add R4325,R4326 0ohm for Debug card
6/27 R4325,R4326 change to NI,
because W LAN card "Intel 2x2AC 8260" I2C is 1.8V,
mother b oard I2C is 3.3V
SUS_CLK
(7,50)
BT_RF_KILL_N
WIFI_DISABLE_N
(3)
(6)
THIS DESIGN SUPPORTS STONE PEAK ONLY
JWLAN1
1
GND_1
USB2_P4_BT_DP(9)
USB2_P4_BT_DN(9)
C4318
0.1uF 10V 10%
C4319
0.1uF 10V 10%
I
I
PCIE_REFCLK_WLAN_DP
IR0402_N
5%
0R
0R
LPC_FRAME_N(5,50)
LPC_AD3(5,50)
LPC_AD2(5,50)
LPC_AD1(5,50)
PCIE_REFCLK_WLAN_DN
IR0402_N
5%
X5RC0402_N
X5RC0402_N
WLAN_CLK_REQ_N
PCIE_WLAN_LN0_TX_DP
PCIE_WLAN_LN0_TX_DN
LPC_AD0(5,50)
3
USB_D+
5
USB_D-
7
GND_7
9
SDIO_CLK
11
SDIO_CMD
13
SDIO_DATA0
15
SDIO_DATA1
17
SDIO_DATA2
19
SDIO_DATA3
21
SDIO_WAKE_N
23
SDIO_RESET_N
33
GND_33
35
PETP0
37
PETN0
39
GND_39
41
PERP0
43
PERN0
45
GND_45
47
REFCLKP0
49
REFCLKN0
51
GND_51
53
CLKREQ0_N
55
PEWAKE0_N
57
GND_57
59
RESERVED_2ND_PETP1
61
RESERVED_2ND_PETN1
63
GND_63
65
RESERVED_2ND_PERP1
67
RESERVED_2ND_PERN1
69
GND_69
71
RESERVED/REFCLKN1
73
RESERVED/REFCLKP1
75
GND_75
CIS OK - 201707 17 YD
+V3P3SX_CWS
WLAN PCIE AC CAPS
WLAN_CLK_REQ_N
R4321
10K
5%
R0402_N
I
A A
8 7
INTERNAL ON LY
+V3P3SX
BPAGE DRAWING
sky_y_mrd.+V3P3.43
Wed Jun 03 11:23:00 2015
+V3P3SX
(5,6,7,8,9,10,20,25,26,27,28,30,35,36,46,50,52)
34
Difference with armour
Reserve PLT_RST_N to reset pin and install
WLAN_RST_R
S
Size
S
ize
ize
T
T
Title:
itle :
itle :
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
2
0R
R4323
5%
IR0402_N
R4324
0R
NIR0402_N
5%
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
ngineer :
WLAN WIFI BT MODULE
WLAN WIFI BT MODULE
WLAN WIFI BT MODULE
PLT_RST_N
(7,26,50,74)
WLAN_RST
(8)
330S-KBL Series
Luffy
Luffy
Luffy
o
43
43 81Tuesday, September 26, 2017
o
43
o
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 44
Vinafix.com
<XR_PAGE_TI TLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
44 81Tuesday, September 26, 2017
44 81Tuesday, September 26, 2017
44 81Tuesday, September 26, 2017
156
Re v
Re v
Re v
V01
V01
V01
8 7
Project:
Project:
Project:
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet o f
Date : Sheet o f
34
2
NA
NA
NA
Engineer:
Page 45
Vinafix.com
<XR_PAGE_TI TLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
o
45
o
45
45 81Tuesday, September 26, 2017
f
f
156
R
Re v
Re v
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
INTERNAL ON LY Size
BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:23:01 2015
34
S
Size
Custom
Custom
Custom
Date : Sheet o f
Date : Sheet
Date : Sheet
P
P
Project:
roject:
roject:
E
E
Engineer:
ngineer :
ize
T
Title:
Title:
itle :
NA
NA
NA
2
ngineer :
Page 46
Vinafix.com
<XR_PAG E_TI TLE>
+V3P3SX
RA90
0R
R0603_N
+V5P0S
D
+1.8V_PRIM +1.8V_AUDIO
C
B
RA91
0R
R0603_N
RA92
0R
R0603_N
+V5P0A_AUDIO
+V3P3SX_AUDIO
5%
I
+V5P0A_AUDIO
5%
I
5%
I
+1.8V_AUDIO
10uF 6.3V
CA14
X5R
C0603
I
Analog
Digital
CA9
4.7uF 10VIX5R
CA15
0.1uF 10V
X5R
C0402
I
C0402
CA16
10uF 6.3V
C0603
X5R
6
+1.8V_AUDIO
CA1
4.7uF 10V
C0402
X5R
I
CA3
1uF 10V
X5R
C0402
I
30
BP
C
31
CA8
4.7uF 10VIX5R
SPK_LP(47)
SPK_LN(47)
SPK_RN(47)
SPK_RP(47)
CA17
0.1uF 10V
X5R
C0402
I
I
C0402
PDB
AVSS2
32
LDO2-CAP
33
AVDD2
34
PVDD1
35
SPK-L+
36
SPK-L-
37
SPK-R-
38
SPK-R+
39
PVDD2
40
PDB
41
GND
+V3P3SX_AUDIO
VDD
D
1
CA2
1uF 10V
X5R
C0402
I
HPOUT-R (48)
HPOUT-L
(48)
LINE1-VREFO
MIC2-VREFO
21
22
23
24
25
26
27
28
29
BN
C
PVEE
PVDD
C
C
P-OUT-R
H
PIO0/DMIC-DATA12
PIO1/DMIC-CLK
DATA-OUT
IT-CLK
G
G
S
2
B
3
4
5
6
REF
V
P-OUT-L
H
DO3-CAP
L
7
DO1-CAP
L
IC2-VREFO
M
INE1-VREFO-L
L
VDD-IO
DATA-IN
S
D
8
9
C DET
YNC
S
D
10
AVDD1
AVSS1
LINE1-L
LINE1-R
VD33STB
MIC2-CAP
SLEEVE/MIC2-R
RING2/MIC2-L
HP/LINE1-JD(JD1)
PCBEEP
ALC3240-CG
(48)
(48)
UA1
20
19
18
17
16
15
14
13
12
11
I
QFN40_PH0P4_5X5_H0P8_G
CA10
CA11
MIC2_R
MIC2_L
3
1uF 10VIX5R
4.7uF 10VIX5R
1uF 10VI X5R C0402
1uF 10VI X5R C0402
+V3P3SX_AUDIO
(48)
(48)
28 7 5 4 1
CA4
CA5
C0402
C0402
Place close to Pin 26
CA6
0.1uF 10V
X5R
C0402
I
LINE1-L
LINE1-R
CA13 0.1uF 10V
C0402
RA93 1K
IX5R
place close audio codec
Analog
Digital
AUDIO_AGND
AUDIO_AGND
(48)
(48)
CA7
2.2uF 6.3V 20%
X5R
C0402_N
I
UAJ-Microphone circuit
CA12
4.7uF 10VIX5R
C0402
HPOUT-JD
IR0402_N5%
HDA_SPKR
D
+V5P0A_AUDIO
C
(48)
(6)
B
CA18
R0402 5%
4.7uF 10V 10%
X5R
C0603_N
I
HDA_SDI0
STRAP_HDA_SDO
HDA_BCLK_R
Fri May 27 06:47:22 2016
HDA_SYNC
(6)
(6)
(6)
(6)
UAJ-Microphone circuit
34
R0402 5%
I
RA94 0R
CA21
0.1uF 10V
X5R
Place close to pin 9
C0402
I
S
Size
S
ize
ize
T
Title:
T
itle :
itle :
<AUDIO CODEC>
<AUDIO CODEC>
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
<AUDIO CODEC>
2
+V3P3SX_AUDIO
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
ngineer :
330S-KBL Series
Luffy
Luffy
Luffy
46
46 81Tuesday, September 26, 2017
o
46
o
o
f
f
f
156
R
Re v
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
EC_MUTE#(50)
A A
8 7
EC_MUTE#
RD22
I
5%
R0402_N
0R
R1
10K
1uF 10V
5%
R0402_N
C0402
NI
Place close to pin 1
DMIC_DATA(36)
DMIC_CLK(36)
CA19
X5R
RA97
I
CA20
0.1uF 10V
X5R
C0402
I
22R
I
R0402
I
RA95
CA22
22pF 50V 5%
NPO
C0402_N
5%
I
22R
Page 47
Vinafix.com
<XR_PAGE_TI TLE>
Speaker
6
3
28 7 5 4 1
D
RA5
SPK_RP(46)
C
SPK_RN(46)
SPK_LP(46)
B
SPK_LN(46)
SPK_RP
SPK_RN SPK_RN_CONNSPK_RN_R
SPK_LP SPK_LP_CONNSPK_LP_R
SPK_LN SPK_LN_CONNSPK_LN_R
0R
R0603_N
RA2
0R
R0603_N
RA21
0R
R0603_N
RA20
0R
R0603_N
5%
I
5%
I
5%
C7007
I
2200pF 25V 10%
X7R
C0402_N
NI
5%
I
C7008
47pF 50V 2%
NPO
C0402_N
NI
0R
C7010
R0603_N
47pF 50V 2%
NPO
C0402_N
NI
RA1
0R
R0603_N
RA4
0R
C7009
R0603_N
2200pF 25V 10%
X7R
C0402_N
NI
RA6
0R
R0603_N
RA3
5%
I
5%
I
5%
I
5%
I
SPK_RP_CONNSPK_RP_R
12
C7033
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
NI
1
C7035
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
2
NI
12
C7032
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
NI
12
C7034
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
NI
CIS ok
I
5
cn_wtb_w1251-0401-bn_1p25_1-4
1
1
2
2
3
3
4
4
JSPK1
6/21 JSPK1 footprint CON_FPC4P_P H0P8_H1P7
change to con_wtb_ 4p_ph0p8_h1p7_50208
W1251-0401BN
AD1
P
AD2
P
6
2/16 change CONN
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
o
47
o
47 81Tuesday, September 26, 2017
47
f
f
f
156
Re v
R
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
INTERNAL ON LY
BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:23:02 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
Speaker
Speaker
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
34
Date : Sheet
Speaker
2
ngineer :
Page 48
Vinafix.com
<XR_PAG E_TI TLE>
6
3
28 7 5 4 1
HEADSET JACK (Supports CTIA and OMTP headsets)
Imp ort ant :
To ensure reliable headset detection for all
fast/slow plug-in scenarios use a jack with
the detect switch all the way at the end so
D
LINE1-VREFO(46)
RA98
RA99
4.7K
RA101
2.2K
5%
R0402_N
I
4.7K
5%
R0402_N
I
5%
R0402_N
I
MIC2-VREFO(46)
C
RA100
2.2K
5%
R0402_N
I
that the switch is tripped only when the jack
is plugged all the way in.
D
C
I
J_PHONEJACK_14
R0402_N
MIC2_R(46)
HPOUT-R(46)
HPOUT-L(46)
LINE1-R(46)
RA102 100R
RA103 34.8R
RA104 34.8R
4/14 chang e to 34.8 ohm
LINE1-L(46)
B
MIC2_L(46)
RA105 100R
R0402_N5%
IR0402_N1%
IR0402_N1%
CA24
100pF 50V 5%
NPO
C0402_N
NI
AUDIO_AGND
RD21
I
R0402_N5%
RD20
I
+V3P3SX_AUDIO
R7055
100K
5%
R0402_N
I
HPOUT-JD(46)
A A
+V3P3SX_AUDIO
+V3P3SX_AUDIO (46)
RA106 200K
IR0402_N5%
HPOUT-JD_CONN
HGNDB
HGNDA
HPOUT_L_CONN HPOUT-JD_CONN
HPOUT_R_CONN
ESD3203
1
I/O1
2
I/O2
7
9
C
C
N
N
ND
G
8
AUDIO_AGND
0
1
C
N
ND
G
3
R10911
0R
I
R0805_N
5%
6
C
N
I/O3
I/O4
AZ1045-04F.R7G
lcc10_ns_2p5x1p0_p65h
NI
INTERNAL ON LY
8 7
0R
CA25
100pF 50V 5%
NPO
C0402_N
NI
I
0R
4
5
5%
HPOUT_R_CONN
HPOUT_L_CONN
HPOUT-JD_CONN
R0402_N
5%
AUDIO_AGND
BPAGE DRAWING
apl_ff.8A
Fri May 27 06:47:24 2016
AUDIO_AGND
1
DR5
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
2
NI
34
1
MIC~GND
3
R
2
L
5
L_1
6
DET
4
GND~MIC
91PJ3-0401-30000H
jack_phone_6p_91pj3-0401-30000h
14
J_PHONEJACK_15
91PJ3-0400-30000H
15
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
Size
S
S
ize
ize
Title:
T
T
itle :
itle :
<AUDIO_HEADSET>
<AUDIO_HEADSET>
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
Date : Sheet
<AUDIO_HEADSET>
2
ngineer :
330S-KBL Series
Luffy
Luffy
Luffy
48
48
48 81Tuesday, September 26, 2017
156
Re v
R
R
ev
ev
V01
V01
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
B
Page 49
Vinafix.com
<XR_PAGE_TITLE>
6
3
28 7 5 4 1
D
C
B
D
C
B
A A
330S-KBL Series
Luffy
Luffy
Luffy
49
o
49
o
49 81Tuesday, September 26, 2017
f
f
f
156
Re v
R
Re v
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
BPAGE DRAWING
sky_y_mrd.+VCHG .49
Wed Jun 03 11:23:03 2015
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
Size
S
Size
ize
Title:
T
Title:
itle :
NA
NA
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
34
Date : Sheet
NA
2
ngineer:
Page 50
Vinafix.com
5
E
C controller
SH5502
EC_WRST#(29)
SMC_RUNTIME_SCI_N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
0R
5%
R5510
R0402_N
C5510
1uF 6.3V 10%
X5R
C0402_N
I
PM_PWRBTN_R_N
GND
33
J_KB
1
ND1
2
G
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
ND2
32
G
34
GND
+V3.3AL
IR0603_N
+V3P3A_EC
100K
5%
I
I
+V3P3A_EC
R10097
100K
5%
R0402_N
I
+V3P3A_EC
P
IN 27,28,29 for 15" KB
K
B connector
51612-0320M-001
I
cn_fpc_51612-0320m_0p8_1-32
CR5500
RB521C30 100mA 30v
A C
SOD-923
SUS_CLK(7,43)
R0402_N
DGPU_HOLD_RST#(8,74)
5/24 change to NI
R10100
10K
5%
R0402_N
NI
RI16 100K
NVVDD_PGOOD(69,70,74)
FLASH_SPI_MISO(5,24)
FLASH_SPI_MOSI(5,24)
FLASH_SPI_CLK(5,24)
FLASH_SPI_CS0_N(5,24)
RI53 0R
+V3P3A_EC
I
R0402_N 5%
LPC_SERIRQ(5)
LPC_FRAME_N(5,43)
LPC_AD3(5,43)
LPC_AD2(5,43)
LPC_AD1(5,43)
LPC_AD0(5,43)
LPC_CLK_EC(5)
GPIO5_AC_DETECT(76)
PLT_RST_N(7,26,43,74)
PM_CLKRUN_N(5)
SMC_RUNTIME_SCI_N(3)
RI90 0R
+V3P3A_EC
I
R10928 0R
R10094
R9901
R9902
R9903
R9904
EC_FAN_PWM1(30)
EC_FAN_PWM2
ME_Flash_EN(6)
TB_STAT_N(59)
GPU_OVERT#
FAN_SPEED1(30)
RECOVERY(27)
VRAM_PWRGD(69)
EC_ALW_EN(10,60)
TPS2546_CTL3(42)
SLP_S5_SOC(7)
EC_MUTE#(46)
SLP_S4_SOC(7)
SLP_S3_SOC(7)
IR0402_N 5%
R0402_N5%
0R
R0402_N5%
0R
R0402_N5%
0R
R0402_N5%
0R
R0402_N5%
0R
SLP_S3_N(10,60)
RI15 0R
R0402_N 5%
5%
20pF 50V 5%
NPO
CI27
I
I
C0402_N
CI3
EC_CK32K
NIR0402_N5%
NI
I
I
I
I
0.1uF 10V 10%
I
C0402_N
X5R
LPC_SERIRQ
LPC_FRAME_N
LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0
LPC_CLK_EC
GPIO5_AC_DETECT
PLT_RST_N
SMC_RUNTIME_SCI_N
EC_WRST_N
GPU_VDD08_PWRGD(68)
VCC_IO2
BAT_PRES(59)
EC_KBRST#(5)
AC_PRESENT(7)
4/5 change pin
VCC_LPC
FLASH_SPI_MISO_EC
FLASH_SPI_MOSI_EC
FLASH_SPI_CLK_EC
FLASH_SPI_CS0_N_EC
EC_BKLTEN
KSO0
KSO1
KSO2
KSO3
KSO4
KSO5
KSO6
KSO7
KSO8
KSO9
KSO10
KSO11
KSO12
KSO13
KSO14
KSO15
KSO16
KSO17
VCC_LPC
KSI0
KSI1
KSI2
KSI3
KSI4
KSI5
KSI6
KSI7
+V3P3A_EC+V3P3A
SH5501
0R
NIR0603_N
5%
D D
C C
KSI7
KSO1
NUM_LED#
KSO17
KSO16
KSI1
KSI7
KSI6
KSO9
KSI4
KSI5
KSO0
KSI2
KSI3
KSO5
KSO1
KSI0
KSO2
KSO4
KSO7
R9919
2
/17 change 330 ohm'
R10107
R0402
5/19 rese rve V3P3A
KSO8
KSO6
KSO3
KSO12
KSO13
KSO14
KSO11
KSO10
KSO15
CAPS_LED#
1%
330R
NIR0402
1%
330R
I
B B
3/16 Change to +V3P3A_ EC
+V3P3A_EC
+V3P3A
4
UI2
9
VCC_LPC
3
SERIRQ
4
LFRAME#
5
LAD3
7
LAD2
8
LAD1
10
LAD0
12
PCICLK
6
GPIO04
13
GPIO05/PCIRST#
38
GPIO1D/CLKRUN#
20
GPIO0E/SCI#
37
ECRST#
124
VCC_IO2
1
GPIO00/GA20
2/18 add connect to c harger
2
GPIO01/KBRST#
122
GPIO5D/(XCLKI)
121
GPIO57/XCLK32K
117
GPXIOD06/GPIO7E
123
GPIO5E/(XCLKO)
127
GPIO59
119
GPIO5B/MISO
120
GPIO5C/MOSI
126
GPIO58/SPICLK
128
GPIO5A/SPICS#
21
GPIO0F/PWM0
23
GPIO10/PWM1
25
GPIO11/PWM2
34
GPIO19/PWM3
26
GPIO12/FANPWM0
27
GPIO13/FANPWM1
28
GPIO14/FANFB0
29
GPIO15/FANFB1
100
GPXIOA03/GPIO63/FANFB2/POWER_FAIL0
101
GPXIOA04/GPIO64/FANFB3
32
GPIO18/POWER_FAIL1
39
GPIO20/KSO0/HW TRAP
40
GPIO21/KSO1/HW TRAP
41
GPIO22/KSO2/HW TRAP
42
GPIO23/KSO3/TP_EN
43
GPIO24/KSO4
44
GPIO25/KSO5/UART_SOUT
45
GPIO26/KSO6/UART_SIN
46
GPIO27/KSO7/UART_RTS
47
GPIO28/KSO8/UART_CTS
48
GPIO29/KSO9/UART_CLK
49
GPIO2A/KSO10
50
GPIO2B/KSO11/UART_DSR
51
GPIO2C/KSO12/UART_DTR
52
GPIO2D/KSO13/UART_DCD
53
GPIO2E/KSO14/UART_RI
54
GPIO2F/KSO15/(E51_RXD)
81
GPIO48/KSO16
82
GPIO49/KSO17
55
GPIO30/KSI0/(E51_TXD)/HW TRAP
56
GPIO31/KSI1
57
GPIO32/KSI2
58
GPIO33/KSI3
59
GPIO34/KSI4/EDI_CS
60
GPIO35/KSI5/EDI_CLK
61
GPIO36/KSI6/EDI_DIN
62
GPIO37/KSI7/EDI_DO
89
GPIO50/(Ext.Lock)
105
GPXIOA08/GPIO68
106
GPXIOA09/GPIO69
107
GPXIOA10/GPIO6A
17
GPIO0B/ESB_CLK
18
GPIO0C/ESB_DAT
1
.8V/3.3V
1
.8V/3.3V
3
0R
0R
0R
0R
0R
0R
0R
0R
GPU_ALERT
(3,59,66)
1 2
1 2
R0402_N5%
R0402_N5%
R0402_N5%
R0402_N5%
R0402_N5%
R0402_N5%
R0402_N5%
R0402_N5%
+V3P3A_EC
FBI1
120ohm/100MHz 400mA 25%
SMF0402_1P15XP65_P65H
I
FBI2
120ohm/100MHz 400mA 25%
SMF0402_1P15XP65_P65H
I
I
SMB0_GFX_CLK
I
SMB0_GFX_DATA
I
SMB1_CHG_CLK
I
SMB1_CHG_DATA
I
SMB2_THM_CLK
I
SMB2_THM_DATA
I
SMB3_BAT_CLK
I
SMB3_BAT_DATA
+V3P3A_EC
111
VCC0
22
VCC1
3
.3 V
L
PC
M
IS C
A
DC
S
PI
D
AC
P
WM
S
M
GPIO4A/PSCLK1/SCL2/SMBD_CLK
GPIO4B/PSDAT1/SDA2/SMBD_DAT
P
S2
GPXIOA00/GPIO60/SHICS#/SDICS#
GPXIOA01/GPIO61/SHICLK/SDICLK
S
HD I
GPXIOD00/GPIO78/SHIDI/SDIDO/VCIN0
V
C
UA R T
I
E
KB
SB
GPXIOA06/GPIO66/VCOUT1/PROCHOT_1#
GPXIOD02/GPIO7A/ALW_PWE_EN#
P
LC
GPXIOD03/GPIO7B/ON_OFF_BTN#
O
WM
GWG
PE C I
8
05 1
DDR_PWRGD(61)
V1.0_POK(63)
VCC2
VCC3
VCC4
AVCC
AGND
GND1
GND2
GND3
GND4
GND5
GPIO38/AD0
GPIO39/AD1
GPIO3A/AD2
GPIO3B/AD3
GPIO42/AD4
GPIO43/AD5
GPIO40/CIR_RX/AD6
GPIO41/CIR_RLC_TX/AD7
GPIO3C/DA0
GPIO3D/DA1
GPIO3E/DA2
GPIO3F/DA3
GPIO44/SCL0
GPIO45/SDA0
GPIO46/SCL1/IEDI_SCL
GPIO47/SDA1/IEDI_SDA
GPIO4C/PSCLK2/SCL3
GPIO4D/PSDAT2/SDA3
GPIO4E/PSCLK3
GPIO4F/PSDAT3
GPXIOA02/GPIO62/SHIDO/SDIDI
GPXIOA07/GPIO67/VCOUT0
GPXIOA05/GPIO65/VCIN1
GPIO08/PROCHOT_0#
GPIO07
GPXIOD01/GPIO79/AC_IN#
GPXIOD04/GPIO7C/LID_IN
GPXIOD05/GPIO7D/PLC_IN
GPIO0A/OWM/RLC_RX2
GPIO0D/RLC_TX2
GPXIOA11/GPIO6B/GWG
GPIO7F/PECI
GPIO16/E51TXD
GPIO17/E51_CLK/E51RXD
GPIO52
GPIO53/E51TMR1/CAPSLED#
GPIO54/E51TMR0/WDT_LED#
GPIO55/E51INT0/SCROLED#
GPIO56/E51INT1
GPIO1A/NUMLED#
1
2/29 power request pull high with EE
33
96
125
EC_AVCC
67
EC_AGND
69
11
24
35
94
113
VERSION_ID0
63
VERSION_ID1
64
65
66
75
76
73
74
68
70
71
72
77
78
79
80
83
84
85
86
87
88
R10090
97
98
99
109
104
102
103
15
14
110
112
114
115
116
16
19
108
118
30
31
90
91
92
93
95
36
KB9028Q C
LQFP128B
I
+V3P3A+V3P3A
R2015
R9878
100K
100K
5%
5%
R0402_N
R0402_N
I
I
SYS_PWROK
SMB0_GFX_CLK_R
SMB0_SMB3_GFX_DATA_R
SMB1_CHG_CLK_R
SMB1_CHG_DATA_R
SMB2_THM_CLK_R
SMB2_THM_DATA_R
SMB3_BAT_CLK_R
SMB3_BAT_DATA_R
0R
EC_PROCHOT
PWR_SWIN#
PM_PWRBTN_R_N
GPU_ALERT
PECI_EC
TXD
LID_INT_N_TP
CAPS_LED#
EC_PWR_LED_W#
NUM_LED#
C5505
0.1uF 10V 10%
X5R
C0402_N
I
BAT_I
BATT_ID#
TPS2546_CTL1
ADP_I
SYS_PWROK
EC_TYPEC_CTL
(42)
EC_ACDET
SRTCRST_EC
USB_STATUS#
ALLSYSPWRGD
NI
R0402_N5%
+V3.3A_PWRGD
CPPWR_EN
PM_BATLOW_N
SLP_S4_N
LID_INT_N
GC6_FB_EN_3.3
EC_USB_PWR_EN
TP10060
AC_PRES
PWR_SWIN#
LCDBLK_OFF
EC_CHAR_LED#_A
PM_PWRBTN_R_N
PECI_EC
TP10006
TP10007
IMVP_PCH_PWRGD
EC_PWR_LED_W#
OK_LED
RSMRST_N
(59)
(58)
(59)
(7)
(42)
(66)
TPS2546_CTL2
PX_EN
(10,60)
(27)
(7,59)
(8,36)
(3)
(51)
(7)
C5506
0.1uF 10V 10%
X5R
C0402_N
I
(42)
(7)
R5513
(55)
4.7K
R0402_N
(11,60)
(60)
(7)
(8)
(42)
(27)
(51)
(7)
+V3P3A_EC
5%
(8,68)
(7)
(27,51)
C5507
0.1uF 10V 10%
X5R
C0402_N
I
R5512
R5528
4.7K
2.2K
5%
5%
R0402_N
R0402_N
I
I
I
(42)
R5527
2.2K
5%
R0402_N
I
EC_PROCHOT
C5508
0.1uF 10V 10%
X5R
C0402_N
I
R10081
4.7K
5%
R0402_N
I
C9570
0.1uF 10V 10%
X5R
C0402_N
I
3/16 add PU R
R10082
R10101
4.7K
4.7K
5%
5%
R0402_N
R0402_N
I
I
D
Q5500
PJA138K
S
G
R5511
10K
5%
R0402_N
I
+V3P3A
G
D
GPU_ALERT#(76)
S
QX14
PJA138K
DIS
Populate for OVERT#/ALERT# 100% FAN RPM Co ntrol
OVERT#/ALERT# = 1: PWM Controls Fan R PM
OVERT#/ALERT# = 0: Fan RPM = 100%
EC_AVCC
CI18
0.1uF 10V 10%
X5R
C0402_N
I
EC_AGND
R10102
4.7K
5%
R0402_N
I
R9812
R9813
R9810
R9811
R10079
R10080
R10083
R10084
PROCHOT_N
PROCHOT_N
I
+V3P3A
R10054
10K
5%
R0402_N
I
2
+V3P3A_EC
5/9 change to 200K ohm
RI13
RI21 549K
5/9 change to 549K ohm 5/9 change to 470K ohm
(76)
GFX
(76)
(59)
C
harger
(59)
(29)
T
hermal
(29)
(58)
Battery
(58)
VERSION_ID0
R0402_N
1%
200K
14
VERSION_ID1
NIR0402_N1%
1
RI20
R0402_N
5%
15
10K
R0402_N1%
I
470k
RI25
T
ouch Pad
Q8925
DMP3160L-7 -2.7A -30V
2N7002 250mA 60V
sot_323_dgs
sot23_gsd
D
G
G
R9975
10K
5%
R0402_N
I
D
Q8924
S
I
6
JKBBL1
1
ND1
1
G
2
2
3
3
4
4
ND2
41089W90-4PN-SHL0ATBR
A A
G
I
5
cn_fpc_41089w90-4pn_1_1-4
2
0170718 yangzw genghuan
5
+V5P0A+V5P0A_KBL
I
S
SD
C9958
R9976
1uF 25V 10%
100K
X5R
5%
C0603_N
R0402_N
I
I
EC_BKLTEN
G
4
+V3.3AL
+V3P3A
+V5P0A
+V3P3SX
1V8_AON
(11,42,51,58,60)
+V3.3AL
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,51,55,56,60,62,65,66,68,69)
+V3P3A
(10,11,24,27,54,61,62,63,65,66,67,68,69,70,72)
+V5P0A
(5,6,7,8,9,10,20,25,26,27,28,30,35,36,43,46,52)
+V3P3SX
(68,70,74,76,79)
1V8_AON
3
TOUCH_PAD_CLK0(8)
TOUCH_PAD_DAT0(8)
TOUCH_PAD_INT(8)
2
TOUCH_PAD_CLK0
TOUCH_PAD_DAT0
TOUCH_PAD_INT
LID_INT_N_TP
TOUCH_PAD_CLK0
TOUCH_PAD_DAT0
TOUCH_PAD_INT
+V3P3SX_PAD+V3P3SX_PAD
R10106
10K
5%
R0402_N
I
I
CON_FPC8P_PH0P5_H1P2_50696
40506W90-8PA-SHLOATCR-D9
G2
8
7
6
5
4
3
2
1
G1
J3
+V3P3SX_PAD
R2521
R10044
R2520
4.7K
4.7K
4.7K
5%
5%
5%
R0402_N
R0402_N
R0402_N
I
I
I
+V3P3SX
G2
G1
+V3P3SX_PAD
SH8203
0R
I
R0603_N
5%
C8206
C9594
X5R
C0402_N
I
T
Title:
T
itle:
itle:
EMBEDDED CONTROLLER
EMBEDDED CONTROLLER
EMBEDDED CONTROLLER
1
4.7uF 10V 10%
X5R
C0603_N
I
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
ngineer:
330S-KBL
Series
Luffy
Luffy
Luffy
50
50
50 81Tuesday, September 26, 2017
0.1uF 10V 10%
S
Size
S
ize
ize
D
D
D
Date: Sheet
Date: Sheetof
Date: Sheetof
R
R
Rev
ev
ev
V01
V01
V01
o
f
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 51
Vinafix.com
5
D D
C C
4
3
2
1
A
C
harger LED
R10053
R9778
B B
S
YS LED
+V3.3AL
R9918
+V3P3A
R10108
5
/19 reserve V3P3A
A A
5
4
330R
IR0402
330R
IR0402
330R
IR0402
330R
NIR0402
1%
1%
1%
1%
mber
LED3
LED1
LTW-C193SN5
LED_0603
I
LED2
*
1 2
LTW-C193SN5
LED_0603
*
W
hite
I
LTST-C193KFKT-5A
12
EC_CHAR_LED#_A
(50)
I
*
12
W
hite
3
OK_LED
(50)
EC_PWR_LED_W#
(27,50)
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
Size
S
ize
ize
T
T
Title:
itle :
itle :
BUTTON & LED
BUTTON & LED
Custom
Custom
Custom
Date : Sheet o
Date : Sheet
2
Date : Sheet
BUTTON & LED
ngineer:
330S-KBL Series
Luffy
Luffy
Luffy
1
R
R
Re v
ev
ev
V01
V01
51
51
51 81Tuesday, September 26, 2017
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 52
Vinafix.com
<XR_PAGE_TI TLE>
6
3
28 7 5 4 1
D
For PS8713A: VDD = 1.5V
+V3P3SX
For PS8713B: VDD = 3.3V
U9023
NIX5R
C10692
C10693
C10694
C10695
0.1uF 10V 10%
0.1uF 10V 10%
0.1uF 10V 10%
0.1uF 10V 10%
R10923
R10922
USB3_P2_WP2_TX_DP(9,54)
USB3_P2_WP2_TX_DN(9,54)
USB3_P2_WP2_RX_DP(9,54)
USB3_P2_WP2_RX_DN(9,54)
Equalizer control and program for chann el A
4.7K
4.7K
NIR0402_N5%
NIR0402_N5%
+V3P3SX_VDD
3.3V tolerant. Internally pulled down at ~150KΩ
[A_EQ1, A_EQ0] ==
LL: program E Q for channel loss up to 9.5dB(default)
LH: program EQ for channel loss up to 13dB
HL: program EQ for channel loss up to 4.5dB
HH: program EQ for channel loss up to 7.5dB
C
B
A_EQ0
A_EQ1
C0402_N
C0402_N
C0402_N
C0402_N
NIX5R
NIX5R
NIX5R
A_DE0
A_DE1
19
20
21
22
23
24
25
A_INp
A_INn
GND-1
B_OUTp
B_OUTn
I2C_EN
EPAD
R10918
R10919
+V3P3SX_VDD
R10916
0R
NI
R0603_N
5%
_EQ0
EST
T
VDD
A
A_EQ1
A_DE0
A_DE1
13
14
15
16
17
18
ST
T
DD-1
_DE0
_DE1
_EQ1
_EQ0
V
A
A
A
A
DD
_EQ0
_DE0
_EQ1
V
B
B
B
1
2
3
4
_EQ0B_EQ1B_DE0
B
V3P3SX_VDD
+
4.7K
4.7K
12
A_OUTp
11
A_OUTn
10
GND
9
B_INp
8
B_INn
7
REXT
D#
_DE1
P
B
PS8713BTQFN24GTR2-A1_Au
5
6
QFN24_PH0P5_4p8X4p8_H1_G1
NI
B_DE1
NIR0402_N5%
NIR0402_N5%
+V3P3SX_VDD
+V3P3SX_VDD
C10689
0.1uF 10V 10%
X5R
C0402_N
NI
Programmable output pre-emphasis level setting for channel A
3.3V tolerant. Internally pulled down at ~150KΩ
[A_DE1, A_ DE0] ==
C10696
0.01uF 16V 10%
X7R
C0402_N
NI
C10690
0.1uF 10V 10%
C10691
0.1uF 10V 10%
R10917
4.99K
1%
R0402_N
NI
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 2.7dB de-emphasis
HH: 5dB de-emphasis
C0402_N
C0402_N
NIX5R
NIX5R
USB3_P2_WP2_TX_C_DP
USB3_P2_WP2_TX_C_DN
USB3_P2_WP2_RX_C_DP
USB3_P2_WP2_RX_C_DN
D
(54)
(54)
(54)
(54)
C
B
B_EQ0
B_EQ1
A A
TEST
8 7
R10925
R10924
R10927
4.7K
4.7K
4.7K
NIR0402_N5%
NIR0402_N5%
NIR0402_N5%
+V3P3SX_VDD
+V3P3SX_VDD
Equalizer control and program for channel B
3.3V tolerant. Internally pulled down at ~150KΩ
[B_EQ1, B_EQ0] ==
LL: program E Q for channel loss up to 9.5dB(default)
LH: program EQ for channel loss up to 13dB
HL: program EQ for channel loss up to 4.5dB
HH: program EQ for channel loss up to 7.5dB
LFPS swing adjust.
3.3V tolerant. Internally pulled down at ~150KΩ .
TEST ==
L: Normal LFPS swing (default)
H: Turn down LFPS swing
B_DE0
B_DE1
R10921
R10920
4.7K
4.7K
NIR0402_N5%
NIR0402_N5%
+V3P3SX_VDD
Programmable output pre-emphasis level setting for c hannel B
3.3V tolerant. Internally pulled down at ~150KΩ
[B_DE1, B_DE0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 2.7dB de-emphasis
HH: 5dB de-emphasis
S
Size
S
ize
ize
T
Title:
T
itle :
itle :
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
34
2
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
ngineer :
TYPE-C Switch
TYPE-C Switch
TYPE-C Switch
330S-KBL Series
Luffy
Luffy
Luffy
52
52 81Tuesday, September 26, 2017
o
52
o
o
f
f
f
156
R
Re v
R
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 53
Vinafix.com
<XR_PAG E_TI TLE>
6
3
28 7 5 4 1
D
C
C_TX2_N(54,55)
C_TX2_P(54,55)
C_TX1_N(54,55)
B
C_TX1_P(54,55)
C_RX2_N(54,55)
C_RX2_P(54,55)
C_RX1_N(54,55)
A A
C_RX1_P(54,55)
USB2_P2_WP2_DN(9,55)
USB2_P2_WP2_DP(9,55) DM_CON
8 7
RC470
5%
0R
NIR0402_N
CO-CH_L4_PH0P8_H1_AB
B1 B2
A1 A2
LC1
67ohm 320mA +-25%
RC471
5%
0R
NIR0402_N
RC472
5%
0R
NIR0402_N
CO-CH_L4_PH0P8_H1_AB
A1 A2
B1 B2
LC2
67ohm 320mA +-25%
RC473
5%
0R
NIR0402_N
RC474
5%
0R
NIR0402_N
CO-CH_L4_PH0P8_H1_AB
B1 B2
A2
A1
LC3
67ohm 320mA +-25%
RC475
5%
0R
NIR0402_N
RC476
5%
0R
NIR0402_N
LC4
A2
A1
B2
B1
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
RC477
5%
0R
NIR0402_N
RC478
5%
0R
I-15R0402_N
LC5
A1 A2
B2
B1
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
RC479
5%
0R
I-15R0402_N
SSTX2-_CONN_15
I-15
I-15
I-15
I-15
NI
SSTX2+_CONN_15
SSTX1-_CONN_15
SSTX1+_CONN_15
SSRX2-_CONN_15
SSRX2+_CONN_15
SSRX1-_CONN_15
SSRX1+_CONN_15
DP_CON
DM_CON
+V5P0A_TypeC_SW
SSRX2-_CONN_15
SSRX2+_CONN_15
SSTX2+_CONN_15
SSTX2-_CONN_15
SSRX1+_CONN_15
SSRX1-_CONN_15
SSTX1-_CONN_15
SSTX1+_CONN_15
DP_CON
SWAP FOR ROUTING
+VBUS_TYPEC
1
2
1
2
CR9520
I/O1
I/O2
CR9521
I/O1
I/O2
0
6
7
9
1
C
C
C
C
N
N
N
N
4
I/O3
5
I/O4
ND
ND
G
G
3
8
0
6
7
9
1
C
C
C
C
N
N
N
N
ND
ND
G
G
3
8
ESD5344D
DFN10_PH0P5_ESD
I-15
4
I/O3
5
I/O4
SWAP FOR ROUTING
ESD5344D
DFN10_PH0P5_ESD
I-15
CC1(54,55)
+VBUS_TYPEC
SSRX2+_CONN_15
SSRX2-_CONN_15
SBU1
DP_CON
DM_CON
SSTX1-_CONN_15
SSTX1+_CONN_15
JTYPE_C_15
USB11249-0500B-1H
16
GND_8
15
GND_7
14
GND_6
13
GND_5
A12
GND_2
A11
SSRXp2
A10
SSRXn2
A9
VBUS_2
A8
RFU1
A7
Dn1
A6
Dp1
A5
CC1
A4
VBUS_1
A3
SSTXn1
A2
SSTXp1
A1
GND_1
cn_usb-c_ub11249-0500b-1h
GND_9
GND_10
GND_3
SSTXp2
SSTXn2
VBUS_3
CC2
Dp2
Dn2
RFU2
VBUS_4
SSRXn1
SSRXp1
GND_4
I-15
+VBUS_TYPEC
17
18
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
20170718
20170718
2017071820170718
yanzw
yanzw
yanzwyanzw
genhuan
genhuan
genhuangenhuan
SSTX2+_CONN_15
SSTX2-_CONN_15
DM_CON
DP_CON
SBU2
SSRX1-_CONN_15
SSRX1+_CONN_15
CC2
SWAP FOR ROUTING
(54,55)
(55)
(55)
+VBUS_TYPEC
+V5P0A_TypeC_SW
(54,55)
(54,55)
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
S
Size
ize
ize
T
T
Title:
itle :
itle :
TYPE-C CONN
TYPE-C CONN
Custom
Custom
Custom
Date : Sheet
Date : Sheet
34
Date : Sheet
TYPE-C CONN
2
ngineer :
330S-KBL Series
Luffy
Luffy
Luffy
o
53
53 81Tuesday, September 26, 2017
o
53
o
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
D
C
B
Page 54
Vinafix.com
<XR_PAGE_TI TLE>
+V5P0A +V5P0A_TypeC_SW
SH9520
5%
D
C
B
0R
R0603_N
I
USB3_P2_WP2_RX_DN(9,52)
USB3_P2_WP2_RX_DP(9,52)
USB3_P2_WP2_TX_DN(9,52)
USB3_P2_WP2_TX_DP(9,52)
IC 20mA
USB3_P2_WP2_RX_C_DN(52)
USB3_P2_WP2_RX_C_DP(52)
USB3_P2_WP2_TX_C_DN(52)
USB3_P2_WP2_TX_C_DP(52)
C4530
C4531
C4518
C4519
0.1uF 10V 10%
0.1uF 10V 10%
0.1uF 10V 10%
0.1uF 10V 10%
USB2_P2_WP1_OC_N(9,55)
X5R
C0402_N
C0402_N
X5R
C0402_N
C0402_N
6
VBUS_EN(55)
Swap P/N for USB3.1 GEN2
SSRX/TX no via layout.
Zdiff=90ohm
Swap P/N for USB3.1 GEN2
SSRX/TX no via layout.
USB3_P2_WP2_RX_C_DN
I
USB3_P2_WP2_RX_C_DP
IX5R
USB3_P2_WP2_TX_C_DN
I
USB3_P2_WP2_TX_C_DP
IX5R
GPIO4
M1
M0
R4700
6.2K
1%
R0402_N
I
R4619
4
5
6
7
23
21
22
18
IR0402_N
U1
SSRX_1P/2N
SSRX_1N/2P
SSTX_1P/2N
SSTX_1N/2P
GPIO
CURRENT_M1
CURRENT_M0
REXT
0R
5%
OCP_DET
15
16
BUS_EN
V
1
-PAD
E
25
3/20 c hange net name
C4700
GNDGND
4.7uF 16V 10%
C0603_N
CP_DET
O
2/22 change to 5448
0Gbps 2:1 MUX
Realtek
RTS5448
DO_3V3
L
20
LDO_3V3
X5R
I
GND
C4701
0.1uF 10V 10%
C0402_N
3
VMON
17
220pF 50V 5%
CC1
CC2
+V5P0A_TypeC_SW
I
C4702
0.1uF 10V 10%
X5R
C0402_N
I
12
14
11
10
24
1
8
9
2
3
CR9523
C0402_N
MON
V
C_TX2_1P/2N
C_TX2_1N/2P
C_RX2_1P/2N
C_RX2_1N/2P
C_TX1_1P/2N
C_TX1_1N/2P
C_RX1_1P/2N
C_RX1_1N/2P
CON_IN
V_IN
5
V
RTS5448-GR
13
19
X5R
I
GND
GND
NPO
I
C_TX2_N_C
C_TX2_P_C
C_TX1_N_C
C_TX1_P_C
Zdiff=90ohm
+V5P0A_TypeC_SW
C10031
10uF 6.3V 20%
X5R
C0402_N
I
CR9524
220pF 50V 5%
NPO
C0402_N
I
CC1
CC2
For C_VBUS
power switch enable pin
CC1
CC2
C4532
0.1uF 10V 10%
C4533
0.1uF 10V 10%
0.1uF 10V 10%
C4534
0.1uF 10V 10%
C4535
+V5P0A_TypeC_SW
R4701
4.7K
5%
R0402_N
NI
VBUS_EN
R4702
10K
5%
R0402_N
I
GND
(53,55)
(53,55)
IX5R
C0402_N
IX5R
C0402_N
C0402_N
IX5R
C0402_N
IX5R
Power Switch High Enable
VBUS_EN
(55)
Power switch enable pin
High Active
C_TX2_N
C_TX2_P
C_RX2_N
C_RX2_P
C_TX1_N
C_TX1_P
C_RX1_N
C_RX1_P
28 7 5 4 1
3/30 Remove reserve ESD
B3
(53,55)
B2
(53,55)
A10
(53,55)
A11
(53,55)
A3
(53,55)
A2
(53,55)
B10
(53,55)
B11
(53,55)
Note
R4701/R4702 mountLow Active
R4702 mount,R16 don't mount
D
C
B
+V5P0A_TypeC_SW
R4703
4.7K
5%
LDO_3V3
A A
GND
Rp configuration
8 7
LDO_3V3
R4708
10K
5%
R0402_N
I
M1 M0
R4709
10K
5%
R0402_N
NI
GND
R4706
10K
5%
R0402_N
I
R4707
10K
5%
R0402_N
NI
Rp:900mA
Rp:1.5A
Rp:3.0A
Rp:1.5A (now)
M1 M0
1
1 1
+VBUS_TYPEC
+V5P0A_TypeC_SW
+V5P0A
10
R11/R12 mount,R10/R13 don't mount
0
R10/R13 mount,R11/R12 don't mount
R10/R12 mount,R11/R13 don't mount
+VBUS_TYPEC
+V5P0A_TypeC_SW
+V5P0A
Note
+VBUS_TYPEC
(53,55)
(55)
(10,11,24,27,50,61,62,63,65,66,67,68,69,70,72)
GND
R4710
200K
R0402
I
VMON
R4705
10K
1%
R0402_N
I
1%
R0402_N
I
OCP_DET
R4704
10K
5%
R0402_N
I
GND
For C_VBUS
power switch OCP pin
OCP Low Enable
Power switch OCP pin
High Active
34
Note
R4704/R4703 mountLow Active
R4704 mount,R4703 don't mount
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
Size
Size
ize
T
T
Title:
itle :
itle :
TYPE-C Switch
TYPE-C Switch
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
TYPE-C Switch
2
ngineer :
330S-KBL Series
Luffy
Luffy
Luffy
54
54 81Tuesday, September 26, 2017
o
54
o
o
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 55
Vinafix.com
<XR_PAG E_TI TLE>
6
3
28 7 5 4 1
CC1
D
C
CC2
12
CR9055
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
I
C_TX2_N(53,54)
12
CR9056
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
I
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
C_TX2_P(53,54)
C_TX1_N(53,54)
67ohm 320mA +-25%
C_TX1_P(53,54)
B
C_RX2_N(53,54)
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
C_RX2_P(53,54)
C_RX1_N(53,54)
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
C_RX1_P(53,54)
A A
USB2_P2_WP2_DN(9,53)
USB2_P2_WP2_DP(9,53)
8 7
67ohm 320mA +-25%
CO-CH_L4_PH0P8_H1_AB
+VBUS_TYPEC
R9726
5%
0R
NIR0402_N
B1 B2
A1 A2
L9510
R9727
5%
0R
NIR0402_N
R9728
5%
0R
NIR0402_N
CO-CH_L4_PH0P8_H1_AB
A1 A2
B1 B2
L9515
I-14
R9729
5%
0R
NIR0402_N
R9730
5%
0R
I-14
NIR0402_N
B2
B1
A1 A2
L9512
R9731
5%
0R
NIR0402_N
R9732
5%
0R
NIR0402_N
L9516
A1 A2
B1 B2
I-14
R9733
5%
0R
NIR0402_N
R9734
5%
0R
I-14R0402_N
L9514
A1 A2
B1 B2
NI
R9735
5%
0R
I-14R0402_N
1
CR9057
AZ5725-01F.R7GR 1uA 5V
DFN1006p2x
2
I
I-14
SSTX2-_CONN
SSTX2+_CONN
SSTX1-_CONN
SSTX1+_CONN
SSRX2-_CONN
SSRX2+_CONN
SSRX1-_CONN
SSRX1+_CONN
DM_CON
DP_CON
5/22 chang e to 100uF
SSRX2-_CONN
SSRX2+_CONN
SSTX2+_CONN
SSTX2-_CONN
+V5P0A_TypeC_SW
+V5P0A_TypeC_SW
C10007
100uF 6.3V +/-20%
SMD3.5X2.8mm
USB2_P2_WP1_OC_N(9,54)
SSRX1+_CONN
SSRX1-_CONN
SSTX1-_CONN
SSTX1+_CONN
DM_CON
DP_CON
+VBUS_TYPEC
+
+V3P3A
X5R
C0402_N
I
R10085
100K
5%
R0402_N
I
VBUS_EN(54)
CR9514
1
I/O1
2
I/O2
CR9515
1
I/O1
2
I/O2
(53)
7
9
C
C
N
N
ND
G
8
7
9
C
C
N
N
ND
G
8
(53)
+VBUS_TYPEC
+V5P0A_TypeC_SW
1.5A~3A/Stack Port
EC_TYPEC_CTL(50)
0
6
1
C
C
N
N
ND
G
3
0
6
1
C
C
N
N
ND
G
3
(53,54)
U9003
6
IN
FLAG3SET
4
EN
4
I/O3
5
I/O4
ESD5344D
DFN10_PH0P5_ESD
I-14
4
I/O3
5
I/O4
ESD5344D
DFN10_PH0P5_ESD
I-14
(54)
G518B1TP1U
R10024
I
1
OUT
5
2
GND
I
R0402_N
G
1K
5%
CC1(53,54)
0
.1uF 10V 10%
C10005
R10020
82K
1%
R0402_N
I
D
Q8211
2N7002KW 115mA 60V
sot_323_dgs
I
S
C4301
0.1uF 25V 10%
X5R
C0402_N
I
R10021
21K
1%
R0402_N
I
DP_CON
DM_CON
C10004
10uF 25V 10%
X5R
C0805
I
DC ONLY : OCP SET TO 1.5A
AC IN: OCP SET TO 3A
C10006
10uF 25V 10%
X5R
C0805
I
CR9522
1
I/O1
2
I/O2
JTYPE_C_14
+VBUS_TYPEC +VBUS_TYPEC
SSRX2+_CONN
SSRX2-_CONN
SBU1
DM_CON
DP_CON
SSTX1-_CONN
SSTX1+_CONN
34
USB11249-0500B-1H
16
GND_8
15
GND_7
14
GND_6
13
GND_5
A12
GND_2
A11
SSRXp2
A10
SSRXn2
A9
VBUS_2
A8
RFU1
A7
Dn1
A6
Dp1
A5
CC1
A4
VBUS_1
A3
SSTXn1
A2
SSTXp1
A1
GND_1
cn_usb-c_ub11249-0500b-1h
S
S
Size
ize
ize
Custom
Custom
Custom
Date : Sheet
Date : Sheet
Date : Sheet
GND_9
GND_10
GND_3
SSTXp2
SSTXn2
VBUS_3
RFU2
VBUS_4
SSRXn1
SSRXp1
GND_4
T
T
Title:
itle :
itle :
TYPE-C CONN
TYPE-C CONN
TYPE-C CONN
2
I-14
CC2
Dp2
Dn2
7
9
C
C
N
N
ND
G
8
17
18
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
P
P
P
E
E
E
0
6
1
C
C
N
N
ND
G
3
roject:
roject:
roject:
ngineer :
ngineer :
ngineer :
SSTX2+_CONN
SSTX2-_CONN
DP_CON
DM_CON
SSRX1-_CONN
SSRX1+_CONN
Luffy
Luffy
Luffy
4
I/O3
5
I/O4
ESD5344D
DFN10_PH0P5_ESD
I-14
CC2
(53,54)
330S-KBL Series
V01
V01
V01
o
55
55 81Tuesday, September 26, 2017
o
55
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
156
R
R
Re v
ev
ev
+VBUS_TYPEC
D
C
B
Page 56
Vinafix.com
<XR_PAGE_TI TLE>
D
R9856
UART2_TXD(8)
UART2_RXD(8)
+V3P3A
+1.8V_PRIM
C
+V3P3A (3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,60,62,65,66,68,69)
+1.8V_PRIM (10,11,46,65)
R9857
0R
0R
5%
5%
+V3P3A
I-DEBUGR0402
I-DEBUGR0402
6
R9720
49.9K
1%
R0402_N
I-DEBUG
R9721
49.9K
1%
R0402_N
I-DEBUG
+1.8V_PRIM
R9858
0R
R0402
5%
I-DEBUG
UART2_TXD_R
UART2_RXD_R
+V3P3A
R9859
0R
R0402
5%
I-DEBUG
+V3P3A_UART
+V1P8A_UART
3
CIS ok
G1
JUART1
H1
6
6
5
5
4
4
3
3
2
2
1
1
40506W90-6PA-SHLOATCR
S
CON_FPC6p_PH0P5_H1P2_50696
I-DEBUG
H2
S
DEBUG
G2
2/24 SIV:JUART1 uninstall
CONN
28 7 5 4 1
D
C
Shielding
I
CLIP4
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP20
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP28
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP21
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP29
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP14
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP22
Z00L-4G7U1-11000
I
pbzjz_4x1_3p
11223
3
CLIP15
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP23
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP31
Z00L-4G7U1-11000
I
pbzjz_4x1_3p
3
112
3
2
CLIP24
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP32
Z00L-4G7U1-11000
NI
pbzjz_4x1_3p
11223
3
CLIP3
Z00L-4G7U1-11000
pbzjz_4x1_3p
11223
3
B
CLIP18
Z00L-4G7U1-11000
I
pbzjz_4x1_3p
11223
3
I
CLIP26
Z00L-4G7U1-11000
I
pbzjz_4x1_3p
11223
3
CLIP25
Z00L-4G7U1-11000
pbzjz_4x1_3p
11223
3
A A
Holes
2.8mm
HOLE5
MHT6B6D3P5
NI
HOLE13
THC188D118
I
P
TH
1
HOLE9
mthO290X240D180X130
NI
P
HOLE4
MHT6B6D3P3
I
P
TH
1
TH
1
MB assembly HOLE
HOLE14
THC188D118
I
P
TH
1
P
TH
1
HOLE15
THC188D118
I
P
TH
1
3/30 c hnage screw
HOLE12
MTHT8B8D7P5
NI
P
TH
1
HOLE1
MHT6B6D2P8
NI
P
TH
1
HOLE2
MHT6B6D2P8
NI
HOLE16
THC188D118
I
P
TH
1
P
TH
1
HOLE3
MHT6B6D2P8
I
HOLE17
THC188D118
I
P
TH
1
P
TH
1
HOLE18
MHT6B6D2P8H2_SMD
I
HOLE6
MHT6B6D2P8
I
P
TH
1
P
TH
1
GPU THERMAL HOLE CPU THER MAL HOLE
330S-KBL Series
Luffy
Luffy
Luffy
o
56
o
56
o
56 81Tuesday, September 26, 2017
f
f
f
156
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
8 7
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
S
Size
ize
ize
T
T
Title:
itle :
itle :
UART CONN & HOLE & CLIP
UART CONN & HOLE & CLIP
Custom
Custom
Custom
Date : Sheet
Date : Sheet
34
Date : Sheet
UART CONN & HOLE & CLIP
2
ngineer :
B
Page 57
Vinafix.com
EVT=>SIV
EVT=>SIV
EVT=>SIVEVT=>SIV
No.
No. Change details
Change details Change Reason
No.No.
Change detailsChange details
1111 LID_INT_N change PU to +V
LID_INT_N change PU to +V3.3
LID_INT_N change PU to +VLID_INT_N change PU to +V
2222 Change KBL CONN Pin define.
Change KBL CONN Pin define. EVT CE not confirm the Pin define correct.
Change KBL CONN Pin define.Change KBL CONN Pin define.
3333 Change Touch PAD Pin define.
Change Touch PAD Pin define. Touch PAD SPEC update, add LID control Pin.
Change Touch PAD Pin define.Change Touch PAD Pin define.
4444 Change Keyboard power LED voltage to +V
Change Keyboard power LED voltage to +V3.3
Change Keyboard power LED voltage to +VChange Keyboard power LED voltage to +V
5555 Type C IC Pin.
Type C IC Pin.20
Type C IC Pin.Type C IC Pin.
6666 Install R
Install R574
Install RInstall R
7777 remove DR
remove DR3333,DR
remove DRremove DR
8888 Change UBD
Change UBD2222 solution.
Change UBDChange UBD
9999 Add PU for SMB
Add PU for SMB2222_THM_CLK,DATA.
Add PU for SMBAdd PU for SMB
10
10 remove C
remove C10026
1010
remove Cremove C
Change Reason
Change ReasonChange Reason
3.3AL.
AL. EC need recognize LID in S
3.33.3
AL.AL.
20 change to LDO_
change to LDO_3333VVVV3333.... LDO_
2020
change to LDO_ change to LDO_
574,R
,R537
537.... Install for GPU.
574574
Install for GPU.
,R,R
537537
Install for GPU.Install for GPU.
,DR4444.... unnecessary
unnecessary
,DR,DR
unnecessaryunnecessary
solution. for support
solution. solution.
10026.... unnecessary
1002610026
for support 1111V voltage
for support for support
_THM_CLK,DATA. lose SMB PU
_THM_CLK,DATA._THM_CLK,DATA.
unnecessary
unnecessaryunnecessary
EC need recognize LID in S5555....
EC need recognize LID in SEC need recognize LID in S
EVT CE not confirm the Pin define correct.
EVT CE not confirm the Pin define correct.EVT CE not confirm the Pin define correct.
Touch PAD SPEC update, add LID control Pin.
Touch PAD SPEC update, add LID control Pin.Touch PAD SPEC update, add LID control Pin.
lose SMB PU
lose SMB PUlose SMB PU
3.3AL.
AL. Synchronize with System LED.
Synchronize with System LED.
3.33.3
AL.AL.
Synchronize with System LED.Synchronize with System LED.
LDO_3333VVVV3333 lose connection.
lose connection.
LDO_LDO_
lose connection. lose connection.
V voltage
V voltageV voltage
Project:
Project:
Project:
Engineer:
Engineer:
Size
Size
Size
Title:
Title:
Title:
C
C
C
Date: Sheet o f
Date: Sheet
Date: Sheet o f
Engineer:
HW Change list
HW Change list
HW Change list
330S-KBL Series
Luffy
Luffy
Luffy
57 81Tuesday, September 26, 2017
57 81Tuesday, September 26, 2017
57 81Tuesday, September 26, 2017
Re v
Re v
Re v
V01
V01
V01
of
Page 58
Vinafix.com
5
1 1
4
5
8: BATTERY CONNECTOR
3
2
1
BATT+
D5801
1N4148WS 200mA 100V
SOD_323
I
5
A
11
2 2
5
/9 change to 100K
BATT_ID#(50)
+V3.3AL
R5804
100K
1%
R0402_N
I
SMB3_BAT_CLK(50)
SMB3_BAT_DATA(50)
R5803
100R
R0402
I
R5802
100R
R0402
I
R5801
100R
R0402
I
5%
BATT_CLK
BATT_DAT
5%
BATT_TS
5%
12
1
1
H3
H4
S
S
2
2
3
3
4
4
5
5
6
6
7
7
8
H1
H2
8
S
S
9
10
CN5801
WWAA1208-1D00
cn_batt_wwaa1208-1d00_1p25_1-8
I
BATT+
+V3.3AL
DCIN
BATT+
+V3.3AL
DCIN
(59)
(11,42,50,51,60)
(59)
3 3
6
CN5802
4
AD2
4
P
3
3
2
2
1
1
AD1
W1251-0401BN
cn_wtb_w1251-0401-bn_1p25_1-4
4 4
5
4
3
P
5
I
4A
DCIN
C5801
0.1uF 25V 10%
X7R
C0603
I
2
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet o
Date: Sheet
Date: Sheet
Engineer:
itle:
itle:
BATT CONN DC-IN
BATT CONN DC-IN
BATT CONN DC-IN
1
330S-KBL Series
Luffy
Luffy
Luffy
58
58
58 81Tuesday, September 26, 2017
Re v
Re v
Re v
V01
V01
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 59
Vinafix.com
A
1 1
C869
0.1uF 50V 10%
X5R
C0402_N
I
R738
4.02K
1%
R0402_N
I
Q5902
PE610SA 62A 30V 3m ohm
powerpak5_1212_1p12
I
D
S
G
R739
4.02K
1%
R0402_N
I
C878
0.1uF 50V 10%
X5R
C0402_N
I
R5903
0.01R
SMR1206_P71W_P75H_PMR
1%
I
1
1
1
3
334
C870
0.1uF 50V 10%
I
X5R
C0402_N
Q5901
PE610SA 62A 30V 3m ohm
R5912
910K
1%
R0402_N
I
powerpak5_1212_1p12
I
D
C868
2200pF 50V 10%
X7R
C0402_N
I
S
G
R735
4.7R
5%
R0402_N
I
DCIN
R5901
2R
1%
R1206_N
I
C5901
2.2uF 25V 10%
X5R
C0402_N
I
2 2
AC_PRES(7,50)
R748
10K
R5913
140K
1%
R0402_N
I
C10699
100pF 50V 5%
NPO
C0402_N
I
+V3P3A_EC
5%
R0402_N
I
C881
1000pF 50V 10%
X7R
C0402_N
I
B
5
9: BATTERY CHARGER
I
C0603_N
X5R
1uF 25V 10%
C863
2
2
2
4
4
ADP_I(50)
DCIN
1
BATT+
2
D56
LBAT54CLT1G 200mA 30V
SOT_23
I
C879
0.1uF 50V 10%
X5R
C0402_N
I
I
C0805_N
X5R
10uF 25V 10%
C864
3
C1149
100pF 50V 5%
NPO
C0402_N
I
C890
X5R
1
2
3
4
5
6
7
I
C0805_N
X5R
10uF 25V 10%
C865
I
R0805_N
1%
10R
R736
1uF 25V 10%
C0603_N
28
29
AD
P
ACN
ACP
CMSRC
ACDRV
ACOK
ACDET
IADP
8
C1146
470pF 50V 5%
I
COGC0402_N
C871
0.047uF 25V 10%
X7R
C0402_N
I
R1174
4.7R
5%
R0603_N
I
I
I
CC
V
DCHG
I
C0603_N
X5R
2.2uF 25V 10%
C875
24
25
26
27
TST
EGN
IDRV
B
HASE
H
P
MON
ROCHOT/
DA
CL
S
P
P
S
9
10
11
12
22
ND
G
ODRV23R
L
MPIN
MPOUT
C
C
13
14
C1147
470pF 50V 5%
COG
C0402_N
I
21
ILIM
20
SRP
19
SRN
18
BATDRV
17
BATSRC
16
TB_STAT/
15
BATPRES/
U5901
BQ24780SRUYT
QFN28_PH0P4_4X4_H0P8_G1
I
I
C
EU2
1
G1
8
G2
5
S2[1]
6
S2[2]
7
S2[3]
PE642DT NIKO-SEM
dfn8p_ph0p65_3x3_EP2_h0p8
R742
10R
IR0603_N
1%
10R
R743
1%
IR0603_N
4.02K
R745
1%
IR0402_N
R746
10R
IR0603_N
1%
R749
10K
5%
R0402_N
I
+V3P3A_EC
I
C0805_N
X5R
22uF 25V 20%
C866
D1[1]
D1[2]
D1[3]
D1[4]
S1/D2
0.1uF 50V 10%
R800
100K
R0402
5%
I
I
C0603_N
X5R
1uF 25V 10%
C867
2
3
4
10
L5901
3.3uH 6.5A +/-20%
LCHK_6P6x6P6x3_5P35
I
9
C876
X5R
C0402_N
I
C5909
10pF 50V
NPO
C0402
NI
D
S
1
R10867
5
3 2 1
C1148
1
2
1
3
4
4
3
3
4
C874
0.1uF 50V 10%
I
X5R
C0402_N
R5928
100K
R0402
NI
Q5903
PE616BA 36A 30V
DFN_8P_3P3X3P3_32H
I
G
4
0.01uF 50V 10%
I
X7RC0402_N
2
2
R737
0.01R
SMR1206_P71W_P75H_PMR
1%
I
10R
1%
IR0603_N
5%
BATT+
C877
0.1uF 50V 10%
X5R
C0402_N
I
+V3P3A_EC
TB_STAT_N
BAT_PRES
R740
330K
1%
R0402_N
I
R744
105K
1%
R0402_N
I
(50)
(50)
+VSYS
C880
0.01uF 16V 10%
X7R
C0402
I
D
3 3
BAT_I(50)
PSYS(66)
PROCHOT_N(3,50,66)
SMB1_CHG_DATA(50)
SMB1_CHG_CLK(50)
C1150
100pF 50V 5%
NPO
C0402_N
I
C1151
100pF 50V 5%
NPO
C0402_N
I
R1175
30.1K
1%
R0402_N
I
R751
10K
5%
R0402_N
I
R752
10K
5%
R0402_N
I
R753
10K
5%
R0402_N
I
+V3P3A_EC
4 4
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
itle:
Engineer:
CHARGER
CHARGER
CHARGER
D
S
S
S
ize
ize
ize
T
T
T
C
C
C
Date: Sheet
Date: Sheet
A
B
C
Date: Sheet
330S-KBL Series
GGS
GGS
GGS
Re v
Re v
Re v
V01
V01
V01
59
o
59 81Wednesday, September 27, 2017
o
59
o
f
81Wednesday, September 27, 2017
f
81Wednesday, September 27, 2017
f
Page 60
Vinafix.com
5
6
0: +V5P0A / +V3P3A POWER SUPPLY
4
3
2
1
+VSYS
EC_ALW_EN(10,50,60)
CPPWR_EN(50)
1%
KBC_PWR_ON_PWR
R6009
10K
R0402
NI
5CP_EN
2
+VSYS
+V3.3AL
+V5CP
+V3P3A
C6015
0.1uF 16V 10%
X7R
C0402_N
NI
R1206_N5%
1%
R6015
0R
5%
R0402
NI
R6017
0R
5%
R0402
NI
R6019
0R
5%
R0402
NI
R6021
0R
5%
R0402
NI
R6025
0R
5%
R0402
NI
IMAX=8A
+V3P3A
I
V3.3A_EN
R6012
0R
5%
R0402
I
R6014
0R
5%
R0402
NI
LBAT54CLT1G 200mA 30V
12
+VSYS
12
JP8205
JUMP
NOBOM
JUMP_43X118
ILMT:
HIGH=12A
LOW=8A
Floating=10A
JP8204
JUMP
NOBOM
JUMP_43X118
C6001
0.1uF 25V 10%
X5R
C0402_N
I
1uF 10V 10%
C6002
10uF 25V 10%
X5R
C0805_N
I
C6019
0.1uF 25V 10%
X5R
C0402_N
I
C6024
X5R
C0402
5
C6003
10uF 25V 10%
X5R
C0805_N
I
USM mode:
2.3V<EN<23V
5CP_EN
C6008
1uF 10V 10%
X5R
C0402
I
C6020
10uF 25V 10%
X5R
C0805_N
I
I
C6004
10uF 25V 10%
X5R
C0805_N
I
4.7uF 10V 10%
C0603_N
C6037
10uF 25V 10%
X5R
C0805_N
I
20K
R0402_N
R10904
20K
R0402_N
1%
NI
+V5CP
V5A_VR_VCC
+V3.3AL
C6007
X5R
I
C6038
10uF 25V 10%
X5R
C0805_N
I
V3V3A_VR_VCC
R10903
NI
1%
I
R10905
R0603_N
C6023
1uF 10V 10%
C0402
2.2R
5%
X5R
3
V3.3A_EN
I
.3V/100mA
R10901
1K
R0402
5%
NI
12
5
6
9
11
5
9
12
6
11
U6001
T6228CGQ UF
R
CLIK
VIN
EN
VCC
LDO
RT6228CGQUF
U6002
T6228BGQ UF
R
VIN
VCC
ILMT
EN
BYP
RT6228BGQUF
+V3.3AL
R10902
10K
L6001
1.0uH 12A +/-20%
LCHK_6P6x6P6x3_5P35
I
R6003
2.2R
5%
R0603_N
NI
C6031
1000pF 50V 10%
X7R
C0402_N
NI
5%
R0402_N
I
5V_PG
V5A_OUT
C6009
0.1uF 16V 10%
X7R
C0402_N
NI
C6010
22uF 6.3V 20%
X5R
C0603_N
I
C6011
22uF 6.3V 20%
X5R
C0603_N
I
C6012
22uF 6.3V 20%
X5R
C0603_N
I
C6013
22uF 6.3V 20%
X5R
C0603_N
I
C6014
22uF 6.3V 20%
X5R
C0603_N
NI
PGOOD
BOOT
VOUT
PGND
AGND
I
C6036
0.1uF 16V 10%
I
SH3
1 2
EMPTYETCH
2.2R
5%
X7RC0402_N
C6006
0.1uF 25V 10%
X5R
C0402_N
I
7
1
R6001
R0603_N
2
LX1
3
LX2
10
4
8
I
+V3P3A
R6010
I
0.1uF 16V 10%
C10681
I
2.2R
5%
SH4
1 2
EMPTYETCH
X7RC0402_N
C6022
0.1uF 25V 10%
X5R
C0402_N
I
L6002
1.0uH 12A +/-20%
LCHK_6P6x6P6x3_5P35
I
R6007
2.2R
5%
R0603_N
NI
C6032
1000pF 50V 10%
X7R
C0402_N
NI
7
PGOOD
1
R6006
BOOT
R0603_N
2
LX1
3
LX2
10
VOUT
4
PGND
8
ACND
I
4
10K
5%
R0402_N
I
C6026
22uF 6.3V 20%
X5R
C0603_N
I
C6025
0.1uF 16V 10%
X7R
C0402_N
NI
3
C6027
22uF 6.3V 20%
X5R
C0603_N
I
+V3.3A_PWRGD
C6028
22uF 6.3V 20%
X5R
C0603_N
I
(11,50,60)
R10861 0R
C6039
22uF 6.3V 20%
X5R
C0603_N
I
SHUTDOWN#(29)
EC_ALW_EN(10,50,60)
SLP_S4#_3R_PWR(61,62)
SLP_S4_N(10,50)
SLP_S3#_3R_PWR(61)
SLP_S3_N(10,50)
+V3.3A_PWRGD_R(65)
+V3.3A_PWRGD(11,50,60)
+1.8V_PWRGD_R(63)
+1.8V_PWRGD(65)
C6040
22uF 6.3V 20%
X5R
C0603_N
NI
R6011
0R
5%
R0402
I
R6016
1K
R0402
I
R6018
1K
R0402
I
R6020
1K
R0402
I
R6022
1K
R0402
I
5%
5%
5%
5%
C10678
0.1uF 25V 10%
X5R
C0402_N
I
R6008
10K
R0402
I
D D
C6005
+
33uF 25V 20%
cap_7p3x4p3_h1p9
NI
C C
B B
A A
+VSYS
(36,59,61,63,67,69,71)
+V3.3AL
(11,42,50,51,58)
+V5CP
(10,42)
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,62,65,66,68,69)
I
MAX=8A
R10860
0R
I
R1206_N
5%
I
R0402
1
2
D6601
SOT_23
I
C6030
100pF 50V
NPO
C0402
NI
1K
R6023
3
+V3.3AL
S
S
Size
ize
ize
T
T
Title:
itle:
itle:
C
C
C
Date: Sheet
Date: Sheet
Date: Sheet
+V5CP
5%
5CP_EN
R6024
10K
1%
R0402
I
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
Engineer:
+V5P0A / +V3P3A
+V5P0A / +V3P3A
+V5P0A / +V3P3A
1
330S-KBL Series
GGS
GGS
GGS
60
o
60
o
60 81Tuesday, September 26, 2017
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 61
Vinafix.com
5
D D
4
6
1: DDR POWER SUPPLY
3
2
1
JP6102
JUMP
43X39
NOBOM
+VSYS
1
1
JP6100
C C
JS6100
SHORT PAD
10X8Mil
NOBOM
JP6101
JUMP
JUMP_43X118
NOBOM
+V1P2U_VDDQ
Imax=8A
B B
1 2
JP6104
JUMP
JUMP_43X118
NOBOM
1 2
1
1
2
2
DDR_OUT
JUMP
43X39
2
NOBOM
2
C6105
10uF 25V
X5R
C0603
I
C6109
22uF 6.3V
X5R
C0603
I
C6114
22uF 6.3V
X5R
C0603
I
+VSYS_DDR
C6110
22uF 6.3V
X5R
C0603
I
C6115
22uF 6.3V
X5R
C0603
I
C6107
1uF 25V
X5R
C0402
I
C6106
10uF 25V
X5R
C0603
I
L6100
1.0uH 12A +/-20%
LCHK_6P6x6P6x3_5P35
I
C6100
22uF 6.3V
X5R
C0603
I
C6111
470pF 50V
X7R
C0603
I
DDR_SNB
R6101
2.2R
R0805
I
C6117
1uF 25V
X5R
C0402
I
DDR_LX_P
5%
C6101
0.1uF 25V
X7R
C0603
I
DDR_BST_R_P
R6100
0R
5%
R0402
I
DR_BST_P
DR_LX_20
D
D
25
26
27
C
X4
34
V+4
24
V+3
23
V+2
22
V+1
21
V+
20
LX3
19
LX2
18
LX1
17
LX
33
LX5
N
L
U6100
G5388K11U
tqfn_P04_32P_4X4_H1MM
I
GND5
GND4
P
P
16
14
15
C6102
10uF 6.3V
X5R
C0603
I
C6103
10uF 6.3V
X5R
I
DR_VTT_20
D
29
28
31
TT
ST
V
B
LDOIN
V
GND1
GND3
GND2
P
P
P
12
11
13
112
C0603
TTSNS
V
GND
P
4
TTGND2
V
S
C
10
2
2
30
TTGND1
V
VDDQSNS
VDDQSET
CC
V
9
DDR_VCC
DDR_CS
I
max=0.5A
+V0.6S_VTT
2
017/3/8
JS6103
SHORT PAD
60X30Mil
NOBOM
112
SGND_DDR
35
TTGND
V
32
GND
1
SGND_DDR
VTTREF
2
3
5
S3
6
S5
7
TON
8
PGOOD
R6108
5.11K
R0402
I
C6104
0.1uF 10V
X5R
C0402
I
DR_VTTREF_10
D
DDR_S3
DDR_S5
DDR_TON
1%
SGND_DDR
DR_VDDQSNS
D
R6106
511K
R0402
I
C6116
1uF 10V
X5R
C0402
I
+VSYS_DDR
R6107
10R
R0603
I
1%
SGND_DDR
5%
+V5P0A
+V0.6S_VTT
+V1P2U_VDDQ
+VSYS
R6102
6.04K
R0402
I
R6103
10K
1%
R0402
I
C6108
0.1uF 10V
X5R
C0402
NI
C6112
0.1uF 10V
X5R
C0402
NI
+V5P0A
+V5P0A
(10,11,24,27,50,54,62,63,65,66,67,68,69,70,72)
+V0.6S_VTT
(19,20,21)
+V1P2U_VDDQ
(4,10,19,20,21,68)
+VSYS
(36,59,60,63,67,69,71)
1%
DDR_OUT
SM_PG_CTRL
SLP_S3#_3R_PWR
SLP_S4#_3R_PWR
(50)
(4)
(60)
(60,62)
R6105
0R
R0402
I
R6109
0R
5%
R0402
I
R6104
0R
5%
R0402
NI
5%
DDR_PWRGD
A A
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
DDR Power
DDR Power
DDR Power
1
Size
S
S
ize
ize
Title:
T
T
C
C
C
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
61
o
61
o
61 81Tuesday, September 26, 2017
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 62
Vinafix.com
5
4
3
2
1
D D
6
2: +V2P5U_VPP POWER SUPPLY
+V3P3A
C6201
10uF 6.3V
X5R
C0603
I
SLP_S4#_3R_PWR(60,61)
C C
R6201
0R
R0402
I
C6202
5%
1uF 10V
X5R
+V5P0A
C0402
NI
+V3P3A
+V5P0A
+V2P5U_VPP
U6201
G9661-25ADJF11U
SOP8_PH1P27_4X5_H1P6_G1
I
2.5V_VIN
3
VIN
2.5V_EN
2
VEN
5
NC
2.5V_VPP
4
VPP
C6203
1uF 10V
X5R
C0402
I
1
POK
6
VO
2.5V_ADJ
7
ADJ
8
GND
P
T
9
A
DJ Reference 0.8V
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,65,66,68,69)
+V5P0A
(10,11,24,27,50,54,61,63,65,66,67,68,69,70,72)
+V2P5U_VPP
(19,20,21)
R6202
21.5K
R0402
I
R6203
10K
R0402
I
1%
2.5V_OUT
C6204
10uF 6.3V
X5R
C0603
I
1
JP6201
JUMP
43X39
NOBOM
2
2
1
+V2P5U_VPP
I
max=0.5A
1%
B B
A A
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
+V2P5U_VPP
+V2P5U_VPP
+V2P5U_VPP
Engineer:
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet o
Date: Sheet
5
4
3
2
Date: Sheet
1
330S-KBL Series
Luffy
Luffy
Luffy
62
o
62
o
62 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 63
Vinafix.com
5
D D
4
6
3: +1.0V_PRIM POWER SUPPLY
3
2
1
R6301
10R
5%
R0603
2
112
2
017/3/8
JS6302
SHORT PAD
60X30Mil
NOBOM
2
I
V1.0_POK(50)
R6309
0R
5%
R0402
NI
V1.0_AGND
V1.0_VIN
C6309
10uF 25V
X5R
C0603
I
V1.0_AGND
V1.0_AGND
R6303
100K
R0402
I
C6300
1uF 10V
X5R
C0402
I
5%
C6310
10uF 25V
X5R
C0603
I
C6301
0.01uF 25V
X7R
C0402
I
V1.0_EN
V1.0_PFM
V1.0_AGND
V1.0_FB
V1.0_TON
1.0_SS
V
23
S
S
1
PGOOD
2
EN
3
U6300
PFM#
G5335QT1U
TQFN23_PH0P5_4X4_H0P8
4
I
AGND
5
FB
6
TON
C
N
7
R6304
80.6K
1%
R0402
I
C6311
1uF 25V
X5R
C0402
I
1.0_VINV1.0_VCC
V
22
IN2
V
IN0
V
8
C6317
1uF 25V
X5R
C0402
I
+V5P0A
C C
+1.8V_PWRGD_R(60)
R6302
0R
R0402
I
5%
C6303
1uF 6.3V
X7R
C0402
NI
+V5P0A
B B
+VSYS
112
JP6303
JUMP
43X39
NOBOM
R6308
0R
5%
R0603
I
C6302
0.1uF 25V
X7R
C0603
I
18
25
X4
X5
L
L
LX3
LX2
PGND3
PGND2
PGND1
PGND0
X1
L
11
L6300
1.0uH 12A +/-20%
LCHK_6P6x6P6x3_5P35
I
V1.0_LX
R6307
2.2R
R0805
I
C6312
470pF 50V
X7R
C0603
I
V1.0_LX
17
16
15
14
13
12
R6305
V1.0_AGND
2.55K
R0402
I
R6306
10.2K
R0402
I
5%
V1.0A_OUT
C6304
22uF 6.3V
1%
X5R
C0603
I
1%
C6313
22uF 6.3V
X5R
C0603
I
1 2
C6305
22uF 6.3V
X5R
C0603
I
C6314
22uF 6.3V
X5R
C0603
I
JP6300
JUMP
JUMP_43X118
NOBOM
C6306
22uF 6.3V
X5R
C0603
I
C6315
22uF 6.3V
X5R
C0603
I
+VSYS
+V5P0A
+1.0V_PRIM
+1.0V_PRIM
I
max=8A
C6307
22uF 6.3V
X5R
C0603
I
C6316
22uF 6.3V
X5R
C0603
I
+VSYS
(36,59,60,61,67,69,71)
+V5P0A
(10,11,24,27,50,54,61,62,65,66,67,68,69,70,72)
+1.0V_PRIM
(10,11,14)
1.0_BOOT
V
20
19
21
ST
CC
B
V
GND4
P
IN1
IN3
X0
V
L
V
9
10
24
A A
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
+1.0V_PRIM
+1.0V_PRIM
+1.0V_PRIM
1
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet o
Date: Sheet
5
4
3
2
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
63
o
63
o
63 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 64
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
NA
NA
NA
Engineer:
1
S
S
Size
ize
ize
T
T
Title:
C
C
C
Date: Sheet o
Date: Sheet
5
4
3
2
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
64
o
64
o
64 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 65
Vinafix.com
5
4
3
2
1
D D
6
5: +1.8V_PRIM POWER SUPPLY
+V3P3A
1.8V_ADJ
+V3P3A
R6503
12.7K
R0402
I
R6504
10K
R0402
I
R6502
100K
R0402
I
5%
+1.8V_PWRGD
(60)
1%
1.8V_OUT
C6504
10uF 6.3V
X5R
C0603
I
112
JP6501
JUMP
43X39
NOBOM
2
+1.8V_PRIM
1%
C6501
10uF 6.3V
X5R
C0603
I
+V3.3A_PWRGD_R(60)
C C
R6501
0R
R0402
I
C6502
5%
1uF 10V
X5R
+V5P0A
C0402
NI
+V3P3A
+1.8V_PRIM
U6501
G9661-25ADJF11U
SOP8_PH1P27_4X5_H1P6_G1
I
1.8V_VIN
3
VIN
1.8V_EN
2
VEN
5
NC
1.8V_VPP
4
VPP
C6503
1uF 10V
X5R
C0402
I
1
POK
6
VO
7
ADJ
8
GND
P
T
9
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,66,68,69)
+1.8V_PRIM
(10,11,46,56)
B B
A A
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
+1.8V_PRIM
+1.8V_PRIM
+1.8V_PRIM
1
Size
S
S
ize
ize
Title:
T
T
C
C
C
Date: Sheet o
Date: Sheet
5
4
3
2
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
o
65
65 81Tuesday, September 26, 2017
65
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 66
Vinafix.com
5
D D
Local sense in EE side
C C
R6661
174K
1%
R0603
U42
CSP2_IA
R6628
174K
1%
R0603
I
CSP1_IA
R6634
10R
1%
R0402
F
OR U22
I
R6662
10R
R0402
U42
R6643
5.23K
R0402_N
U42
R6663
5.23K
R0402_N
I
1%
+V5P0A
1%
1%
R6664
10K
R0402
U22
C6634
0.022uF 25V
X7R
C0402
I
C6623
10nF 50V
X7R
C0402
I
5%
CSN1_IA(67)
CSN2_IA(67)
B B
CSP2_IA(67)
CSP1_IA(67)
R6622
165K
R0402
I
RT6601
100K(NTC)
1%
R0402
I
12
N
TC
R6623
1%
73.2k
1%
R0402
I
C6622
0.022uF 25V
X7R
C0402
U42
R6658 28K 1% R0402
R6630 11K 1% R0402
R6654 51.1K 1% R0402
R6643,C6622,R6662,R6661 NI
R6664 I
A A
C6744 NI
VCCSA_SENSE(10)
VSSSA_SENSE(10)
C6616
390pF 50V
X7R
C0402
I
1%
VCCSENSE(12)
VSSSENSE(12)
12
4
RT6602
100K(NTC)
R0402
I
TC
N
C6618
150pF 50V 5%
NPO
C0402_N
I
R6641
13K
R0402
I
3
6
6: CPU POWER SUPPLY
C6602
1000pF 50V
PSYS(59)
R6619
1K
R0402
I
R6620
3K
R0402
I
C6615
3300pF 50V
X7R
C0402
I
20K
R6649
2.2R
R0603
I
1%
R6658_U22
1%
R0402
U22
1%
C6630
10nF 50V
X7R
C0402
I
5%
28K
R6637
1k
R0603
I
X7R
C0402
I
R6603
R6606
C6605
1000pF 50V
X7R
C0402
I
R6613
1K
1%
R0402
I
C6610
1000pF 50V
X7R
C0402
I
R6658
25.5K
1%
R0402_N
U42
1%
C6632
1uF 10V
X5R
C0402
I
R6650
30.1K
R0402
I
1.87K IR04021%
1K IR04021%
1
2
3
4
5
6
7
8
9
10
11
12
1%
R6610
20K
R0402
I
C6613
470pF 50V
COG
C0402
I
49
IOUT_2ph
DIFFOUT_2ph
FB_2ph
COMP_2ph
ILIM_2ph
CSCOMP_2ph
CSSUM_2ph
CSREF_2ph
CSP2_2ph
CSP1_2ph
TSENSE_2ph
VRMP
R6651
39.2K
R0402
I
1%
47
48
AB
T
SN_2ph
V
CC
V
14
13
1%
R6654
R0402_N
R6602
0R
5%
R0402
I
R6605
0R
R0402
I
R6611
0R
R0402
I
R6612
0R
R0402
I
R6617
49.9R
R0402
I
C6612
270pF 50V
X7R
C0402
I R6627
C6614
10pF 50V
NPO
C0402
I
11K
R0402
R6630
U22
R6636
0R
5%
R0402
I
1%
5%
5%
5%
1%
1%
1%
R0402
R10932
U42
+VSYS_CPU
C6625
0.1uF 16V
X5R
C0402
I
C6601
1000pF 50V
X7R
C0402
I
C6607
1000pF 50V
X7R
C0402
I
+V5P0A
R6608
16.5K
R0402
I
SYS
P
R6665
10R
1%
R0402
I
40
41
42
43
44
45
46
SYS
P
SP_1b
SN_1b
SN_1b
LIM_1b
I
SP_2ph
V
V
C
OMP_1b
V
C
U6601
NCP81218MNTXG
QFN48_PH0P4_6X6_H1_G1
OSC_SAUS
OSC_COREGT
WM2_2ph
WM1_2ph
CCMAX_1b
CCMAX_1a
CCMAX_2ph
P
P
I
I
I
R
R
21
20
19
18
15
17
16
R6654_22
100K
1%
51.1K
R0402
U42
U22
C6603
0.01uF 25V
X7R
C0402
I
1%
C6635
2200pF 50V
X7R
C0402
I
38
39
SP_1b
R_RDY
OUT_1b
C
I
V
DDR_VBOOT
WM_1a
SENSE_1ph
P
T
A
22
23
1%
37
N
E
PWM_1b
DRVON
ALERT#
VR_HOT#
IOUT_1a
CSP_1a
CSN_1a
ILIM_1a
COMP_1a
VSN_1a
SP_1a
V
24
R6655
97.6K
R0402
I
C6604
47pF 50V 5%
C0402_N
NPO
I
C6606
1000pF 50V
X7R
C0402
I
C6608
10nF 50V
X7R
C0402
I
R6618
60.4K
R0402
I
C6611
470pF 50V
COG
C0402
I
36
35
34
SCLK
33
32
SDIO
31
30
29
28
27
26
25
I
1%
R6604
1K
R0402
I
1%
1%
R6656
18.7k
R0402
I
R6660
R6644
1.65K
R0402_N
I
R6647
2K
R0402
I
PWM2_IA
PWM1_IA
C6609
3300pF 50V
X7R
C0402
I
0R IR04025%
R6629
R6631
R6632
R6633
1%
1%
PWM_GT
1%
R6615
14K
R0402
I
R6616
7.5K
R0603
I
PWM_SA
DRVON
49.9R IR04021%
0R IR04025%
10R IR04021%
75R IR04021%
C6624
R6639
C6631
1000pF 50V
X7R
C0402
I
(67)
R6657
35.7K
R0402
I
(67)
(67)
1%
1%
12
RT6603
100K(NTC)
TC
1%
R0402
N
I
ALLSYSPWRGD
(67)
R6624
(67)
45.3R
R0402
I
1000pF 50V IX7R C0402
1K IR04021%
C6628
1000pF 50V
X7R
C0402
I
C6633
0.1uF 16V 10%
X5R
C0402
I
(50)
R6652
0R
R0402
I
1%
SW_SA
(67)
+1.0V_VCCST
R6626
1%
75R
R0402
NI
R6640
0R
5%
R0402
I
R6645
0R
5%
R0402
I
5%
2
CSN_SA
(67)
+V3P3A
R6659
10K
5%
R0402
I
R6621
1%
100R
1%
R0402
I
SOC_SVID_CLK
SOC_SVID_ALERT#_R
SOC_SVID_DAT
PROCHOT_N
VSSGT_SENSE
VCCGT_SENSE
Local sense in EE side
12
RT6605
100K(NTC)
R6653
TC
R0402
13K
1%
N
I
R0402
I
+V5P0A
+VSYS
+V3P3A
+1.0V_VCCST
C6617
0.1uF 16V
X5R
C0402
I
(12)
(12)
1%
VR_PWRGD
(12)
(12)
(3,50,59)
C6636
2200pF 50V
X7R
C0402
I
(12)
(7,29)
C6619
470pF 50V
COG
C0402
I
R6635
34K
R0402_N
I
R6666
10R
R0402
I
47pF 50V 5%
1%
1%
1
7.5K
1%
680PF 50V 10%
1%
(3,7,10,12,14)
C6621
X7R
C0402_N
I
R6642
16.9K
R0402
I
R6625
14K
R0402
I
1%
1%
R0603
I
C6620
0.015uF 25V 10%
X5R
C0402_N
I
C6626
0.01uF 25V
X7R
C0402
C6627
I
NPO
C0402_N
R6646
I
1K
R0402
I
+V5P0A
(10,11,24,27,50,54,61,62,63,65,67,68,69,70,72)
+VSYS
(36,59,60,61,63,67,69,71)
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,68,69)
+1.0V_VCCST
12
RT6604
100K(NTC)
TC
R0402
N
I
C6629
1000pF 50V
X7R
C0402
I
SW_GT
1%
CSN_GT
(67)
(67)
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
CPU VR IC
CPU VR IC
CPU VR IC
Engineer:
1
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
66
o
66
o
o
66 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 67
Vinafix.com
5
6
1 2
+VSYS
JP6701
JUMP
JUMP_43X118
NOBOM
D D
C
1 2
JP6702
JUMP
JUMP_43X118
NOBOM
C6703
10uF 25V
X5R
C0603
I
C6729
1uF 25V
X5R
C0402
I
4
3
2
7: VCC_CORE/GT/SA POWER SUPPLY
+VSYS_CPU
R6703
2.2R
I
R0603_N 1%
C6708
+V5P0A
0.22uF 25V 20%
X5R
C0402_N
R6701
2.2R
I
I
R0603_N 1%
I
3
CC
V
U6701
NCP302035MNTWG 35A 30V
QFN33_PH0P5_5X5_H0P8_G4
I
W1
W2
GND
GND
C
SW016S
S
A
4
17
18
19
32
R6719
2.2R
1%
3
29
CC
V
U42
W0
W1
W2
W3
GND
GND
S
S
S
S
C
A
4
16
17
18
19
20
29
W3
S
20
+V5P0A
U42R0603_N
CCD
V
W4
S
21
CCD
V
W4
S
21
W5
S
22
SMOD#
W5
W6
S
S
22
PWM
DISB#
THWN
SMOD#
SW10
SW9
SW8
SW7
W6
S
C6710
4.7uF 6.3V 20%
X5R
C0402_N
I
PWM
DISB#
THWN
SW10
SW9
SW8
SW7
C6755
4.7uF 6.3V 20%
X5R
C0402_N
U42
1
30
31
2
26
25
24
23
1
30
51R
R10815
R0402_N 1%
I
NI
31
2
26
25
24
23
R0402_N
4.7K
R6702
R6705
R10816
4.7K
5%
R0402_N
NI
CSP1_IA
(66)
CSN1_IA
(66)
R10808
R6715
R6717
R10809
4.7K
5%
R0402_N
NI
CSP2_IA
(66)
CSN2_IA
(66)
4.7K
R6704
2.2R
1%
R0805_N
I
C6712
1000pF 50V 10%
X7R
C0402_N
I
51R
U42R0402_N
1%
4.7K
4.7K
R6716
2.2R
1%
R0805_N
U42
SHORT PAD
C6750
1000pF 50V 10%
X7R
C0402_N
U42
I
R0402_N
L6701
0.22UH 1.8mohm 25A/45A +/-20%
SML7668_H3P2
I
1 2
JS6701
SHORT PAD
0.65X0.65
NOBOM
R0402_N
NI
U42
R0402_N
L6704
0.22UH 1.8mohm 25A/45A +/-20%
SML7668_H3P2
U42
1
JS6708
0.65X0.65
NOBOM
+V5P0A
2
1
1 2
+V5P0A
2
JS6707
SHORT PAD
0.65X0.65
1 2
1 2
NOBOM
C6742
10uF 25V
X5R
C0603
U42
C6745
1uF 25V
X5R
C0402
U42
C6704
10uF 25V
X5R
C0603
I
C6730
1uF 25V
X5R
C0402
I
C6743
10uF 25V
X5R
C0603
U42
C6748
1uF 25V
X5R
C0402
U42
C6705
10uF 25V
X5R
C0603
I
+
C6701
68uF 25V
ct_7p3x4p3x2p8
NI
C6747
10uF 25V
X5R
C0603
U42
+
C6702
33uF 25V
cap_7p3X4p3_h1p9
NI
C6731
0.1uF 25V 10%
X5R
C0402_N
P
LACE CLOSE TO VIN
AND GND
+
C6752
33uF 25V
cap_7p3X4p3_h1p9
NI
C6751
0.1uF 25V 10%
X5R
C0402_N
U42
P
LACE CLOSE TO VIN
AND GND
C6709
4.7uF 6.3V 20%
X5R
C0402_N
5
7
8
OOT
VIN0
HASE
B
9
P
VIN1
10
VIN2
11
VIN3
I
12
PGND0
13
PGND1
14
PGND2
15
PGND3
28
L1
C
PGND4
GL027N
G
6
33
TP10058
+VSYS_CPU
2.2R
R6718
1%
U42R0603_N
C6746
0.22uF 25V 20%
X5R
C0402_N
U42
C6741
4.7uF 6.3V 20%
X5R
C0402_N
U42
5
7
8
OOT
VIN0
HASE
B
9
P
VIN1
10
VIN2
11
VIN3
U6704
12
NCP302035MNTWG 35A 30V
PGND0
QFN33_PH0P5_5X5_H0P8_G4
13
PGND1
14
PGND2
15
PGND3
28
L0
L1
C
PGND4
G
G
N
6
27
33
32
TP10059
PWM1_IA
DRVON
JS6702
SHORT PAD
0.65X0.65
NOBOM
PWM2_IA
DRVON
(66)
(66,67)
+
(66)
(66,67)
+VSYS
+VSYS_CPU
+V5P0A
+VCC_CORE
+VCC_GT
+VCC_SA
C6739
330uF 2.5V +10%/-35%
cap_7p3X4p3_h1p9
I
2017/03/ 07
C6744
+
330uF 2.5V +10%/-35%
cap_7p3X4p3_h1p9
U42
2
017/03/0 7
I
MAX=32A
+VSYS
+VSYS_CPU
+V5P0A
+VCC_CORE
+VCC_GT
+VCC_SA
+VCC_CORE
1
(36,59,60,61,63,69,71)
(66)
(10,11,24,27,50,54,61,62,63,65,66,68,69,70,72)
(12,15,23)
(12,15)
(10,15)
+VSYS_CPU
2.2R
R6706
R0603_N 1%
I
C10682
+V5P0A
0.22uF 25V 20%
X5R
C0402_N
2.2R
R6707
I
R0603_N 1%
I
I
3
CC
V
U6702
NCP302035MNTWG 35A 30V
QFN33_PH0P5_5X5_H0P8_G4
I
W0
W1
W2
W3
GND
GND
C
A
S
S
S
S
4
16
17
18
19
32
C6720
4.7uF 6.3V 20%
X5R
C0402_N
I
29
CCD
V
1
PWM
30
51R
R922
DISB#
R0402_N 1%
I
R0402_N
R6709
4.7K
31
THWN
2
SMOD#
26
SW10
25
SW9
24
SW8
23
SW7
W4
W5
W6
S
S
S
20
21
22
R0402_N
R6710
4.7K
R928
4.7K
5%
R0402_N
I
R6708
2.2R
1%
R0805_N
I
SHORT PAD
0.65X0.65
C6722
1000pF 50V 10%
X7R
C0402_N
I
SW_GT
(66)
CSN_GT
(66)
NI
+V5P0A
NI
L6702
0.22UH 1.8mohm 25A/45A +/-20%
SML7668_H3P2
I
1 2
JS6703
1 2
1 2
NOBOM
PWM_GT
DRVON
JS6704
SHORT PAD
0.65X0.65
NOBOM
(66)
(66,67)
I
MAX=31A
C6721
+
330uF 2.5V +10%/-35%
cap_7p3X4p3_h1p9
I
2017/03/ 07
+VCC_GT
C6714
10uF 25V
X5R
C0603
I
C6734
1uF 25V
X5R
C0402
I
C6715
10uF 25V
X5R
C0603
I
C1048
0.1uF 25V 10%
X5R
C0402_N
I
P
LACE CLOSE TO VIN
AND GND
C6713
10uF 25V
X5R
C0603
I
C6733
1uF 25V
X5R
C0402
I
B B
C6718
4.7uF 6.3V 20%
X5R
C0402_N
5
7
8
OOT
VIN0
HASE
B
9
P
VIN1
10
VIN2
11
VIN3
12
PGND0
13
PGND1
14
PGND2
15
PGND3
28
L0
L1
C
PGND4
G
N
G
6
27
33
TP70
C
+VSYS_CPU
C6737
C6724
C6723
10uF 25V
10uF 25V
X5R
X5R
C0603
C0603
I
I
VCCSA_DRVH
C6726
R6714
8
RVH
VCCSA_BST
D
R6711
0R IR04025%
PWM_SA
A
(66)
5
R6712
DRVON
VCCSA_PWM
0R IR04025%
VCCSA_EN
+V5P0A
C6727
2.2uF 25V
X5R
C0402
I
4
1
BST
2
3
4
VCCSA_SW
PWM
7
SW
EN
VCCSA_DRVL
VCC
5
ND
AD
DRVL
P
G
6
9
U6703
NCP81253MNTBG
DFN8_PH0P5_2X2_H1
I
2.2R
R0603
I
0.22uF 25V
5%
X7R
C0603
I
1uF 25V
X5R
C0402
I
C6738
1uF 25V
X5R
C0402
I
3
8 9
6 7
5
D
G
4
S
21
3
6 7 8
5
D
G
4
S
321
Q6701
PE606BA 8.5A 30V
dfn8p_ph0p65_3p3X3p3_h0p8
I
9
Q6702
PE606BA 8.5A 30V
dfn8p_ph0p65_3p3X3p3_h0p8
I
2
R6713
2.2R
R0805
I
C6728
2.2nF 50V
X7R
C0603
I
L6703
0.47uH 15.5A 20%
SML7668_H3
I
2
1
12
12
JS6706
JS6705
5%
SHORT PAD
0.65X0.65
NOBOM
SHORT PAD
0.65X0.65
NOBOM
+VCC_SA
CSN_SA
(66)
SW_SA
(66)
P
P
P
roject:
roject:
roject:
330S-KBL Series
Luffy
Luffy
Luffy
E
E
E
ngineer :
ngineer :
ize
ize
T
T
Title:
itle:
itle:
ngineer :
VCC_CORE/GT/SA
VCC_CORE/GT/SA
VCC_CORE/GT/SA
1
67
67
67 81Tuesday, September 26, 2017
S
S
Size
Custom
Custom
Custom
Date: Sheet
Date: Sheetof
Date: Sheet
A
R
R
Re v
ev
ev
V01
V01
V01
o
o
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 68
Vinafix.com
5
D D
4
V
DD POWER SUPPLY for M2-60
3
2
1
+V1P2U_VDDQ
2
2
JP8217
JUMP
1
43X39
1
NOBOM
CG249
10uF 6.3V
X5R
C0603
I-DIS-M2-60
C C
+V5P0A
R18M-M2-60 INSTALL
R17M-P1-50 NON-INSTALL
UG10
G9661-25ADJF11U
SOP8_PH1P27_4X5_H1P6_G1
GPU_VDD08_VIN
GPU_VDD08_EN
3
2
5
4
CG252
1uF 10V
X5R
C0402
I-DIS-M2-60
I-DIS-M2-60
VIN
VEN
NC
VPP
9
P
T
1
POK
6
VO
7
ADJ
8
GND
A
DJ Reference 0.8V
GPU_VDD08_ADJ
+V3P3A
RG302
100K
R0402
I-DIS-M2-60
GPU_VDD08_OUT
RG300
51R
1%
R0402_N
I-DIS-M2-60
RG295
1.87K
1%
R0402_N
I-DIS-M2-60
RG304
10K
R0402
I-DIS-M2-60
5%
GPU_VDD08_PWRGD
CG251
10uF 6.3V
X5R
C0603
I-DIS-M2-60
112
JP8213
JUMP
43X39
NOBOM
(50)
2
GPU_VDD08
G
PU_VDD08=0.9 5V
1%
+V5P0A
B B
A A
5
PX_EN(8,50)
RG339 0R
RG286
RG321 20K
RG329 100K
RG323 60.4K
4
I-DISR0402_N5%
CG300
0.1uF 10V 10%
X5R
C0402
I-DIS
GND
I-DISR0402_N5%
10K
I-DIS-M2-60R0402_N5%
I-DISR0402_N5%
I-DISR0402_N1%
CG253
0.1uF 10V 10%
X5R
C0402
I-DIS
GND
CG257
0.1uF 10V 10%
X5R
C0402
I-DIS
GND
CG259
0.1uF 10V 10%
X5R
C0402
I-DIS
GND
CG258
0.1uF 10V 10%
X5R
C0402
I-DIS
GND
VDD33_AON_EN
1V8_AON_EN
GPU_VDD08_EN
VDDC_EN
VRAM_EN
+V3P3A +VDD33
CG238
1uF 6.3V 10%
X5R
C0402
I-DIS
GND
CG241
1uF 6.3V 10%
X5R
C0402
I-DIS
VDDC_EN
VRAM_EN
UG9
1
VIN1
2
VIN1-1
3
ON1
4
VBIAS
5
+V1P8S
CG242
1uF 6.3V 10%
X5R
C0402
I-DIS
GND
(70)
(69)
3
ON2
6
VIN2
7
VIN2-1
EM5209VF
dfn14p_ph0p4_3x2_h0p8
I-DIS
VOUT1
VOUT1-1
VOUT2-1
VOUT2
+V3P3A
GPU_VDD08
CG22
0.1uF 10V 10%
X5R
C0402
I-DIS
14
GNDGND
13
12
CG240
GND
CG239
1000pF 50V 10%
I-DISX7RC0402
1000pF 50V 10%
I-DISX7RC0402
GND
1V8_AON
2
CG28
0.1uF 10V 10%
X5R
C0402
I-DIS
GND
CT1
11
GND
10
CT2
9
8
15
GPAD
+V3P3A
(3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,69)
GPU_VDD08
(72,79)
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
GPU-VDD08
GPU-VDD08
GPU-VDD08
1
Size
S
S
ize
ize
Title:
T
T
C
C
C
Date: Sheet
Date: Sheet
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
68
o
68
o
68 81Tuesday, September 26, 2017
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 69
Vinafix.com
5
D D
4
3
2
1
+VSYS
VRAM_VIN
2
112
JP8209
RG1
0R
CG3
0.1uF 25V
X7R
C0603
I-DIS
RAM_BOOT
V
RG9
RG3 0R
0R
I-DIS
R0805_N
5%
R0603
I-DIS
5%
I-DIS
R0805_N
5%
QG1
1
G1
8
G2
5
S2[1]
6
S2[2]
7
S2[3]
PE642DT 34A/31A 30V
dfn8p_ph0p65_3x3_EP2_h0p8
I-DIS
+V3P3A
RG2
10K
5%
R0402_N
VRAM_FB
CG10
1uF 10V
X5R
C0402
I-DIS
I-DIS
VRAM_EN
C C
B B
VRAM_PWRGD(50)
NVVDD_PGOOD(50,70,74)
VRAM_EN(68)
+V5P0A
RG4
0R
R0402
NI
5%
RG7
82K
1%
R0402_N
I-DIS
RG12
10R
5%
R0603
I-DIS
RG8
470K
1%
R0402_N
I-DIS
U9007
1
PGOOD
2
CS
3
EN
G
4
FB
5
RF
BOOT
UGATE
PHASE
ND
VCC
LGATE
ND
G
DFN10_PH0P5_3X3_H0P8_G1
11
RT8237EZQW
I-DIS
10
9
8
7
6
JUMP
43X39
NOBOM
D1[1]
D1[2]
D1[3]
D1[4]
S1/D2
2
3
4
10
9
RG10
2.2R
5%
R0805
I-DIS
CG9
470pF 50V
X7R
C0603
I-DIS
F
B=0.704V
CG1
10uF 25V
I-DIS
X5R
C0805
FB_VMEMIO(79)
CG2
1uF 25V
X5R
C0402
I-DIS
LG1
1.0uH 12A +/-20%
LCHK_6P6x6P6x3_5P35
I-DIS
RG100
0R
NIR0402_N
CG233
+
33uF 25V 20%
cap_7p3x4p3_h1p9
NI
5%
RG99
10R
1%
R0402_N
I-DIS
RG5
3.09K
1%
R0402_N
I-DIS
RG268
6.2K
1%
R0402_N
I-DIS
RG11
10K
R0402
I-DIS
1%
RG6
0R
5%
R0402_N
I-DIS
CG6
220pF 50V 5%
NPO
C0402_N
I-DIS
CG4
10UF 10V 10%
X5R
C0603_N
I-DIS
CG7
+
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
I
CG5
10UF 10V 10%
X5R
C0603_N
I-DIS
+
CG8
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
NI
+MVDD
+VSYS_CPU
+V5P0A
FBVDDQ_GPU
A A
5
4
3
2
+VSYS_CPU
(66,67)
+V5P0A
(10,11,24,27,50,54,61,62,63,65,66,67,68,70,72)
FBVDDQ_GPU
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
Size
S
S
ize
ize
Title:
T
T
C
C
C
Date: Sheet o
Date: Sheet
Date: Sheet
Engineer:
itle:
itle:
VRAM POWER SUPPLY
VRAM POWER SUPPLY
VRAM POWER SUPPLY
1
330S-KBL Series
Luffy
Luffy
Luffy
o
69
69 81Wednesday, September 27, 2017
69
o
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Wednesday, September 27, 2017
81Wednesday, September 27, 2017
Page 70
Vinafix.com
1
2
7
0: GPU POWER
3
4
5
RG22
330K
1%
R0402_N
I-DIS
RG19
0R
5%
R0402_N
I-DIS
RG26
24K
1%
R0402_N
I-DIS
RG32
348R
1%
R0402_N
I-DIS
RNTC1N
RNTC1P
RGND
RG70
+V5P0A
RNTC2P
5.1K
RNTC2P_NB
1V8_AON
RNTC1N
RG53
RNTC1P
RG62
CG27
82K
1%
I-DISR0402_N
RG23
5.1K
VDDC_EN(68)
(71)
5.23K
(71)
10K
56pF 50V 5%
RG71
RG14
0R
5%
R0603_N
I-DIS
CG11
2.2uF 16V 10%
X5R
C0402_N
I-DIS
1%
182K
I-DISR0402_N
RG27
182K
1%
I-DISR0402_N
RG34
1%
2.2R
GPUVR_HOT
RG51
1K
1%
R0402_N
I-DIS
1%
I-DISR0402_N
RG56
8.2K
1%
R0402_N
I-DIS
RG60
1K
1%
R0402_N
I-DIS
1%
I-DISR0402_N
I-DISNPOC0402_N
1.3k
1%
I-DISR0402_N
RG15
4.7R
5%
R0603_N
I-DIS
CG12
2.2uF 16V 10%
X5R
C0402_N
I-DIS
RG20
1%
I-DISR0402_N
RG28
1%
I-DISR0402_N
CG14
1000pF 50V 10%
X7R
C0402_N
I-DIS
CG16
I-DISR0402_N
1uF 6.3V 10%
X7R
C0402_N
I-DIS
VREF_PINSET
COMP_NB
FB_NB
TSEN
TSEN_NB
.47UF 25V +-10%
0
IMON
SET1
I-DIS
C0402_N
X5R
CG23
RG45
3.9R
1%
R0603_N
I-DIS
U9021
17
VCC
34
PVCC
13
SET1
12
TSEN
23
TSEN_NB
41
GND
29
EN
22
VDDIO
18
PWROK
19
SVC
20
SVD
21
SVT
3
PGOOD
11
VRHOT_L
14
IMON
16
IMON_NB
15
VREF_PINSET
27
COMP_NB
26
FB_NB
RT3662ACGQW
QFN40_PH0P4_5X5_H0P8_G1
I-DIS
BOOT1
UGATE1
PHASE1
LGATE1
ISEN1P
ISEN1N
NC / BOOT2
NC / UGATE2
NC / PHASE2
NC / LGATE2
VSEN_NB / ISEN2P
VSEN / ISEN2N
COMP
RGND
BOOT_NB
UGATE_NB
PHASE_NB
LGATE_NB
ISENP_NB
ISENN_NB
VIN_1
28
VIN
38
BOOT1
37
UG1
36
PH1
35
LG1
9
ISEN1P
10
ISEN1N
2
BOOT2
1
UG2
40
PH2
39
LG2
7
ISEN2P
8
VSEN
5
COMP
6
FB
FB
4
RGND
BOOT_NB
30
UG_NB
31
PH_NB
32
LG_NB
33
ISENP_NB
25
ISENN_NB
24
CG17
RG46
VIN_1
BOOT1
UG1
PH1
LG1
ISEN1P
ISEN1N
BOOT2
UG2
PH2
LG2
ISEN2P
47pF 50V 5%
NPOC0402_N
I-DIS
2.7K
1%
I-DISR0402_N
BOOT_NB
UG_NB
PH_NB
LG_NB
ISENP_NB
ISENN_NB
(71)
(71)
(71)
(71)
(71)
(71)
RG48
(71)
(71)
(71)
(71)
(71)
(71)
330PF 50V 10%
CG18
FB_VDDC
RG58
RG64
FB_VSSC
1%
1%
I-DISX7RC0402_N
100R
100R
I-DISR0402_N
I-DISR0402_N
NVVDD
CG25
0.1uF 10V 10%
X5R
C0402_N
NI
FB_VDDC
FB_VSSC
(79)
(79)
(72)
(72)
(72)
1%
(72)
(72)
(72)
52.3K
I-DISR0402_N
CG24
0.1uF 10V 10%
X5R
C0402_N
NI
RG49
RG57
RG63
VSEN
1%
10K
I-DISR0402_N
5%
0R
I-DISR0402_N
5%
0R
I-DISR0402_N
A A
RG55
RG65
CG29
0.1uF 10V 10%
X5R
C0402_N
NI
RGNDA
CG26
RG68
VREF_PINSET
RG21
4.02K
1%
R0402_N
I-DIS
RG17
100R
1%
R0402_N
I-DIS
RG24
470R
1%
R0402_N
I-DIS
RG30
240R
1%
R0402_N
I-DIS
8.2K
1%
I-DISR0402_N
1.1K
I-DISR0402_N
330PF 50V 10%
10K
1%
RG76
RG16
68K
1%
R0402_N
I-DIS
RG18
4.02K
1%
R0402_N
I-DIS
RG25
33K
1%
R0402_N
I-DIS
RG31
301R
1%
R0402_N
I-DIS
NVVDD_PGOOD(50,69,74)
GPUVR_HOT(76)
IMON_NB
RG50
499R
1%
R0402_N
I-DIS
RG54
12K
1%
R0402_N
I-DIS
RG59
14.7K
1%
R0402_N
I-DIS
RG61
301R
1%
R0402_N
I-DIS
I-DISX7RC0402_N
1%
I-DISR0402_N
5%
0R
I-DISR0402_N
RNTC2P(71)
TSEN(71)
RNTC2P_NB(72)
TSEN_NB(72)
RNTC2P
TSEN
RNTC2P_NB
TSEN_NB
+VDD33
N
VVDD_PGOOD
GPU_PWROK(74)
FB_VDDCI(79)
RG29
10K
5%
R0402_N
I-DIS
SVC(76)
SVD(76)
SVT(76)
+VDDCI
CG19
0.1uF 10V 10%
X5R
C0402_N
NI
C10270
0.1uF 10V 10%
X5R
C0402_N
NI
FB_VDDCI
RG72
RG74
RG305
CG20
0.1uF 10V 10%
X5R
C0402_N
NI
RNTC1N_NB(72)
RNTC1P_NB(72)
100R
1%
100R
1%
1V8_AON
5%
0R
I-DISR0402_N
RG73
I-DISR0402_N
I-DISR0402_N
RG35
4.7K
5%
R0402_N
I-DIS
SVC
SVD
SVT
CG21
0.1uF 10V 10%
X5R
C0402_N
NI
5%
0R
I-DISR0402_N
CG15
0.1uF 10V 10%
X5R
C0402_N
I-DIS
RNTC1N_NB
RNTC1P_NB
VSEN_NB
CG13
0.1uF 10V 10%
X5R
C0402_N
I-DIS
B B
C C
D D
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
GPU NVVDD
GPU NVVDD
GPU NVVDD
5
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet
Date: Sheet
1
2
3
4
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
o
70
o
o
70
70 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 71
Vinafix.com
1
A A
2
+VSYS
JP8211
JUMP
JUMP_43X118
NOBOM
1 2
JP8212
JUMP
JUMP_43X118
NOBOM
1 2
+VSYS_GPU
3
4
5
+VSYS_GPU
R
T_5, RT_6 close
5%
RG78
5%
5%
2.2R
1%
5%
0R
I-DISR0603_N
2.2R
1%
I-DISR0603_N
0R
5%
I-DISR0603_N
0R
I-DISR0603_N
I-DISR0603_N
0R
I-DISR0603_N
4.7R
CG34
0.1uF 10V 10%
X5R
C0402_N
I-DIS
CG47
0.1uF 50V 10%
X5R
C0402_N
I-DIS
CG69
0.1uF 10V 10%
X5R
C0402_N
I-DIS
4
CG82
0.1uF 50V 10%
X5R
C0402_N
I-DIS
I-DISR0603_N
6
578
6
5
4
9
123
6
578
4
789
QG4
PK632BA 83A 30V
DFN8_PH1P27_5X6_H1P1
I-DIS
123
6
578
4
QG7
PK632BA 83A 30V
DFN8_PH1P27_5X6_H1P1
I-DIS
RG95
9
QG3
123
PK6B2BA 52A 30V
DFN8_PH1P27_5X6_H1P1
I-DIS
RG87
9
QG6
123
PK6B2BA 52A 30V
DFN8_PH1P27_5X6_H1P1
I-DIS
1R
CG31
0.1uF 25V 10%
X5R
C0402_N
NI
RG82
2.2R
R0805
I-DIS
CG41
1000pF 50V 10%
X7R
C0402_N
I-DIS
CG57
0.1uF 25V 10%
X5R
C0402_N
NI
RG93
2.2R
R0805
I-DIS
CG79
1000pF 50V 10%
X7R
C0402_N
I-DIS
I-DISR0402_N1%
5%
5%
1R
CG32
10uF 25V 20%
X5R
C0603_N
I-DIS
RG84
R0402_N
I-DIS
CG58
10uF 25V 20%
X5R
C0603_N
I-DIS
RG94
R0402_N
I-DIS
LG2
0.22uH 40A 20%
SML7668_H4
1.1K
1%
I-DISR0402_N1%
+VSYS_GPU
1.1K
1%
CG33
10uF 25V 20%
X5R
C0603_N
I-DIS
I-DIS
CG42
0.47UF 25V +-10%
RG86
R0402_N
I-DIS
CG59
10uF 25V 20%
X5R
C0603_N
I-DIS
LG4
0.22uH 40A 20%
SML7668_H4
I-DIS
0.47UF 25V +-10%
CG80
RG97
R0402_N
I-DIS
1.1K
1%
1.1K
1%
+
I-DISX5RC0402_N
CG235
+
33uF 25V 20%
cap_7p3x4p3_h1p9
NI
I-DISX5RC0402_N
CG234
33uF 25V 20%
cap_7p3x4p3_h1p9
NI
NVVDD_O
NVVDD_O
CG35
+
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
I-DIS
CG48
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG60
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG70
22uF 6.3V 20%
X5R
C0603_N
NI
CG306
22uF 6.3V 20%
X5R
C0603_N
NI
CG315
22uF 6.3V 20%
X5R
C0603_N
NI
RNTC2P(70)
RNTC1P(70)
VIN_1
VIN_1(70)
RG79
UG1
UG1(70)
BOOT1(70)
PH1(70)
B B
LG1(70)
ISEN1P(70)
ISEN1N(70,71)
UG2(70)
BOOT2(70)
PH2(70)
C C
LG2(70)
ISEN2P(70)
ISEN1N(70,71)
BOOT1
PH1
LG1
ISEN1P
ISEN1N
UG2
BOOT2
PH2
LG2
ISEN2P
ISEN1N
RG80
RG83
RG88
RG89
RG92
to LG2.
I-DIS
RNTC2P TSEN
100K(NTC)
I-DIS
RNTC1P RNTC1N
100K(NTC)
CG36
+
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
I-DIS
CG50
CG49
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
I-DIS
I-DIS
CG62
CG61
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
I-DIS
I-DIS
CG72
CG71
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
NI
NI
CG305
CG302
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
NI
NI
CG314
CG311
0.1uF 16V
0.1uF 16V
X5R
X5R
C0402
C0402
NI
NI
N
TC
TC
N
RT_5
R0402_N
RT_6
R0402_N
12
12
+
CG51
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG63
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG73
22uF 6.3V 20%
X5R
C0603_N
NI
CG304
22uF 6.3V 20%
X5R
C0603_N
NI
CG313
0.1uF 16V
X5R
C0402
NI
1%
1%
CG37
330uF 2.5V +10%/-35%
cap_7p3X4p3_h1p9
NI
CG52
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG64
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG74
22uF 6.3V 20%
X5R
C0603_N
NI
CG303
22uF 6.3V 20%
X5R
C0603_N
NI
TSEN
(70)
RNTC1N
NVVDD
CG38
+
330uF 2.5V +10%/-35%
cap_7p3X4p3_h1p9
NI
(70)
CG53
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG65
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG75
22uF 6.3V 20%
X5R
C0603_N
NI
CG301
22uF 6.3V 20%
X5R
C0603_N
NI
CG54
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG66
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG76
22uF 6.3V 20%
X5R
C0603_N
NI
CG55
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG67
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG77
22uF 6.3V 20%
X5R
C0603_N
NI
CG56
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG68
22uF 6.3V 20%
X5R
C0603_N
I-DIS
CG78
22uF 6.3V 20%
X5R
C0603_N
NI
D D
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
GPU NVDD
GPU NVDD
GPU NVDD
5
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet o
Date: Sheet
1
2
3
4
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
71
o
71
o
71 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 72
Vinafix.com
A
1 1
B
C
R
T_7, RT_8 close
to LG3.
RNTC2P_NB(70)
RNTC1P_NB(70)
I-DIS
RNTC2P_NB TSEN_NB
RNTC1P_NB RNTC1N_NB
N
100K(NTC)
I-DIS
N
100K(NTC)
RT_7
TC
RT_8
TC
12
R0402_N
12
R0402_N
D
TSEN_NB
RNTC1N_NB
(70)
(70)
1%
1%
E
+VSYS_GPU
6
578
4
9
QG10
PK632BA 83A 30V
DFN8_PH1P27_5X6_H1P1
I-DIS-P1-50
9
CG83
0.1uF 25V 10%
X5R
C0402_N
NI
QG9
123
PK6B2BA 52A 30V
DFN8_PH1P27_5X6_H1P1
I-DIS-P1-50
RG104
2.2R
5%
R0805
I-DIS-P1-50
CG92
3300pF 50V 10%
X7R
C0402_N
I-DIS-P1-50
CG84
10uF 25V 20%
X5R
C0603_N
I-DIS-P1-50
RG106
1K
R0402_N
1%
I-DIS-P1-50
CG93
0.47UF 25V +-10%
RG109
R0402_N
I-DIS-P1-50
432R
1%
CG236
+
33uF 25V 20%
cap_7p3x4p3_h1p9
NI
I-DIS-P1-50X5RC0402_N
CG85
10uF 25V 20%
X5R
C0603_N
I-DIS-P1-50
LG3
0.22UH 1.8mohm 25A/45A +/-20%
SML7668_H3P2
I-DIS-P1-50
1 2
VGFX
CG95
22uF 6.3V 20%
X5R
C0603_N
I-DIS-P1-50
CG103
22uF 6.3V 20%
X5R
C0603_N
NI
+VDDCI
CG87
+
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
I-DIS-P1-50
CG96
22uF 6.3V 20%
X5R
C0603_N
I-DIS-P1-50
CG104
22uF 6.3V 20%
X5R
C0603_N
NI
+
CG97
22uF 6.3V 20%
X5R
C0603_N
I-DIS-P1-50
CG105
22uF 6.3V 20%
X5R
C0603_N
NI
CG88
330uF 2V -35 to 10%
cap_7p3X4p3_h1p9
NI
CG98
22uF 6.3V 20%
X5R
C0603_N
I-DIS-P1-50
CG106
22uF 6.3V 20%
X5R
C0603_N
NI
1 2
JP8216
JUMP
JUMP_43X118
NOBOM
112
JP8214
JUMP
43X39
NOBOM
CG99
22uF 6.3V 20%
X5R
C0603_N
I-DIS-P1-50
CG107
22uF 6.3V 20%
X5R
C0603_N
NI
2
NVVDD
GPU_VDD08
CG100
22uF 6.3V 20%
X5R
C0603_N
I-DIS-P1-50
CG108
22uF 6.3V 20%
X5R
C0603_N
NI
R
18M-M2-60 INSTALL JP8216 AND NC this phase
R17M-P1-50 INSTALL JP8214, non-install JP8216
CG101
CG102
22uF 6.3V 20%
22uF 6.3V 20%
X5R
X5R
C0603_N
C0603_N
I-DIS-P1-50
I-DIS-P1-50
CG109
22uF 6.3V 20%
X5R
C0603_N
NI
CG110
22uF 6.3V 20%
X5R
C0603_N
NI
2 2
RG101
RG325
4.7K
5%
R0402_N
NI-DIS-P1-50
RG102
RG105
5%
2.2R
1%
5%
RG326
4.7K
5%
R0402_N
NI-DIS-P1-50
RG324
0R
I-DIS-P1-50R0603_N
I-DIS-P1-50R0603_N
CG86
0.1uF 10V 10%
X5R
C0402_N
I-DIS-P1-50
6
578
0R
4
I-DIS-P1-50R0603_N
123
5%
0R
I-DIS-P1-50R0402_N
CG94
0.1uF 50V 10%
X5R
C0402_N
I-DIS-P1-50
UG_NB
UG_NB(70)
BOOT_NB
BOOT_NB(70)
PH_NB
PH_NB(70)
LG_NB
LG_NB(70)
+V5P0A
ISENP_NB(70)
3 3
ISENN_NB(70)
ISENP_NB
ISENN_NB
R18M-M2-60 INSTALL RG325/RG326
4 4
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
itle:
itle:
Engineer:
VDDCI
VDDCI
VDDCI
E
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet
Date: Sheet
A
B
C
D
Date: Sheet
330S-KBL Series
Luffy
Luffy
Luffy
72
o
72
o
o
72 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 73
Vinafix.com
5
D D
C C
4
2
1
B B
A A
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
gineer:
ngineer:
Size
S
S
ize
ize
Title:
T
T
itle:
itle:
POWER MAP
POWER MAP
B
B
B
Date : Sheet o
Date : Sheet
5
4 3
2
Date : Sheet
POWER MAP
n
330S-KBL Series
Luffy
Luffy
Luffy
73
73 81Tuesday, September 26, 2017
73
1
Re v
R
R
ev
ev
V01
V01
V01
o
o
f
f
81Tuesday, September 26, 2017
f
81Tuesday, September 26, 2017
Page 74
Vinafix.com
1
A A
B B
PEX_GPU_RST#
BAT54WS 200mA 30V
sod_323
1
2
1
2
RG346
UG8A
SN74LVC1G08DBV
I-DIS
UG11A
SN74LVC1G08DBV
I-DIS
GPIO_19_CTF(76)
DGPU_HOLD_RST#(8,50)
PLT_RST_N(7,26,43,50)
C C
NVVDD_PGOOD(50,69,70)
D D
PEX_GPU_RST#
RG274
RG309
R0402_N
100K
R0402_N
100K
5%
I-DIS
5%
NI
D6608
I
4
2
12
R0402_N5%
I
47K
4
PEX_GPU_RST#
GPIO_19_CTF_R
+VDD33
(29)
CG237
0.1uF 10V 10%
C0402
X5R
I-DIS
UG8B
RG275
100K
R0402_N
RG310
100K
R0402_N
5%
I-DIS
GPU_PWROK
5%
I-DIS
(70)
SN74LVC1G08DBV
3 5
I-DIS
+VDD33
UG11B
SN74LVC1G08DBV
3 5
I-DIS
CG256
0.1uF 10V 10%
C0402
X5R
I-DIS
3
UG1B
0R
PCIE_RX0P
PCIE_RX0N
PCIE_RX1P
PCIE_RX1N
PCIE_RX2P
PCIE_RX2N
PCIE_RX3P
PCIE_RX3N
PCIE_RX4P
PCIE_RX4N
PCIE_RX5P
PCIE_RX5N
PCIE_RX6P
PCIE_RX6N
PCIE_RX7P
PCIE_RX7N
PCIE_REFCLKP
PCIE_REFCLKN
symbol2
R
EV 0.91
I-DISR0402_N5%
RG115
10K
5%
R0402_N
I-DIS
AT41
AT40
AR41
AR40
AP41
AP40
AM41
AM40
AL41
AL40
AK41
AK40
AJ41
AJ40
AH41
AH40
AV33
AU33
J
TAG
PCIE_CTX_GRX_P0(9)
PCIE_CTX_GRX_N0(9)
PCIE_CTX_GRX_P1(9)
PCIE_CTX_GRX_N1(9)
PCIE_CTX_GRX_P2(9)
PCIE_CTX_GRX_N2(9)
PCIE_CTX_GRX_P3(9)
PCIE_CTX_GRX_N3(9)
CLK_PCIE_GPU(7)
CLK_PCIE_GPU#(7)
1V8_AON
RG113
10K
5%
R0402_N
I-DIS
RG118
PCIE_TX0P
PCIE_TX0N
PCIE_TX1P
PCIE_TX1N
PCIE_TX2P
PCIE_TX2N
PCIE_TX3P
PCIE_TX3N
PCIE_TX4P
PCIE_TX4N
PCIE_TX5P
PCIE_TX5N
PCIE_TX6P
PCIE_TX6N
PCIE_TX7P
PCIE_TX7N
PCIE_ZVSS
BP_0
BP_1
DIECRACKMON
PERSTB
4
PCIE_TXP0
AV35
AU35
AU38
AU39
AR37
AR38
AN37
AN38
AL37
AL38
AJ37
AJ38
AG37
AG38
AE37
AE38
AV41
AC41
PX_EN
AU41
AA38
AA37
B2
PCIE_TXN0
PCIE_TXP1
PCIE_TXN1
PCIE_TXP2
PCIE_TXN2
PCIE_TXP3
PCIE_TXN3
BP_0
BP_1
TEST6
GPU_PX_EN
PCIE_ZVSS
symbol1
CG111
CG112
CG113
CG114
CG115
CG116
CG117
CG118
UG1A
JTAG_TDO
JTAG_TDI
JTAG_TMS
JTAG_TCK
TESTEN
JTAG_TRSTB
EV 0.91
R
1V8_AON
CG243
0.1uF 10V 10%
X5R
C0402
I-DIS
AM13
TSVDD
J8
TEMPIN0
J7
TEMPINRETURN
N38
TS_A
ymbol10
s
R
RG110
RG112
200R
1%
R0402_N
I-DIS
UG1J
EV 0.91
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
I-DIS
X5RC0402_N
0.22uF 6.3V 10%
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
X5RC0402_N
I-DIS
0.22uF 6.3V 10%
5%
33R
R0402_N
I-DIS
RG111
1K
5%
R0402_N
NI
RG119
RG121
1K
JTAG_TDO
JTAG_TDI
JTAG_TMS
JTAG_TCK
JTAG_TESTEN
1K
R0402_N
1K
R0402_N
AF41
AD40
AD41
AE41
AE40
AF40
N35
DPLUS
N34
DMINUS
U38
RG307
GPIO_28_FDO
PEX_GPU_RST#
I-DIS
5%
NI
5%
NIR0402_N5%
5
PCIE_CRX_GTX_P0
PCIE_CRX_GTX_N0
PCIE_CRX_GTX_P1
PCIE_CRX_GTX_N1
PCIE_CRX_GTX_P2
PCIE_CRX_GTX_N2
PCIE_CRX_GTX_P3
PCIE_CRX_GTX_N3
TP10049
TP10050
TP10051
TP10052
+VDD33
+VDD33
(9)
(9)
(9)
(9)
(9)
(9)
(9)
(9)
RG117
1K
R0402_N
5%
RG120
1K
R0402_N
5%
NI
I-DIS
P
P
P
roject:
roject:
roject:
E
E
E
ngineer:
ngineer:
S
Size
S
ize
ize
T
T
Title:
itle:
itle:
Custom
Custom
Custom
Date: Sheet o
Date: Sheet
1
2
3
4
Date: Sheet
ngineer:
GPU PCIE/DP
GPU PCIE/DP
GPU PCIE/DP
5
330S-KBL Series
Luffy
Luffy
Luffy
74
o
74
o
74 81Tuesday, September 26, 2017
f
f
f
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 75
Vinafix.com
1
2
3
4
5
A A
UG1D
s
ymbol4
C2
DQB0_0
MEM_CALRB
DRAM_RST_B_R
C1
DQB0_1
D2
DQB0_2
D1
DQB0_3
F1
DQB0_4
G2
DQB0_5
G1
DQB0_6
H2
DQB0_7
K2
DQB0_8
K1
DQB0_9
L2
DQB0_10
L1
DQB0_11
N2
DQB0_12
P2
DQB0_13
P1
DQB0_14
R2
DQB0_15
R1
DQB0_16
T2
DQB0_17
T1
DQB0_18
U2
DQB0_19
W1
DQB0_20
W2
DQB0_21
Y1
DQB0_22
Y2
DQB0_23
AB2
DQB0_24
AC1
DQB0_25
AC2
DQB0_26
AD1
DQB0_27
AF1
DQB0_28
AF2
DQB0_29
AG1
DQB0_30
AG2
DQB0_31
R5
MAB0_0
R8
MAB0_1
N7
MAB0_2
N4
MAB0_3
L8
MAB0_4
N8
MAB0_5
U8
MAB0_6
U7
MAB0_7
R4
MAB0_8
L5
MAB0_9
H1
WCKB0_0
J2
WCKB0B_0
AB1
WCKB0_1
AA2
WCKB0B_1
F2
EDCB0_0
M2
EDCB0_1
V1
EDCB0_2
AD2
EDCB0_3
E2
DDBIB0_0
M1
DDBIB0_1
V2
DDBIB0_2
AE2
DDBIB0_3
W8
ADBIB0
G5
CSB0B_0
U4
CASB0B
W4
RASB0B
L4
WEB0B
W5
CKEB0
G4
CLKB0
J4
CLKB0B
R10
MEM_CALRB
AM11
DRAM_RSTB
(80)
WCKA1_0
WCKA1B_0
WCKA1_1
WCKA1B_1
EDCA1_0
EDCA1_1
EDCA1_2
EDCA1_3
DDBIA1_0
DDBIA1_1
DDBIA1_2
DDBIA1_3
ADBIA1
CSA1B_0
CASA1B
RASA1B
WEA1B
CKEA1
CLKA1
CLKA1B
GND
(80)
(80)
(80)
(80)
CG254
1uF 6.3V 10%
X5R
C0402
I-DIS
DQA1_[31..0]
(80)
MAA1_[8..0]
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
(80)
+MVDD
RG122
40.2R
1%
R0402_N
I-DIS
RG130
100R
1%
R0402_N
I-DIS
F
or R17M-P1 64-bit SKUs ,
c
hannel B calibration resistor is not needed.
120R
RG125
R0402_N1%
NI
RG133
5.1K
1%
R0402_N
NI
DQA0_[31..0](80)
B B
C C
DRAM_RST_A(80)
MAA0_[8..0](80)
RG124
UNNAMED_3_CAP_I3_A
1%
R0402_N
RG129
49.9R
RG128
I-DIS
WCKA0_0(80)
WCKA0B_0(80)
WCKA0_1(80)
WCKA0B_1(80)
EDCA0_0(80)
EDCA0_1(80)
EDCA0_2(80)
EDCA0_3(80)
DDBIA0_0(80)
DDBIA0_1(80)
DDBIA0_2(80)
DDBIA0_3(80)
(80)
CSA0B_0(80)
(80)
(80)
(80)
(80)
(80)
(80)
120R
CG127
120pF 50V 5%
NPO
C0402_N
I-DIS
ADBIA0
CLKA0
CLKA0B
CASA0B
RASA0B
CKEA0
DQA0_0
0
DQA0_1
1
DQA0_2
2
DQA0_3
3
DQA0_4
4
DQA0_5
5
DQA0_6
6
DQA0_7
7
DQA0_8
8
DQA0_9
9
DQA0_10
10
DQA0_11
11
DQA0_12
12
DQA0_13
13
DQA0_14
14
DQA0_15
15
DQA0_16
16
DQA0_17
17
DQA0_18
18
DQA0_19
19
DQA0_20
20
DQA0_21
21
DQA0_22
22
DQA0_23
23
DQA0_24
24
DQA0_25
25
DQA0_26
26
DQA0_27
27
DQA0_28
28
DQA0_29
29
DQA0_30
30
DQA0_31
31
MAA0_0
0
MAA0_1
1
MAA0_2
2
MAA0_3
3
MAA0_4
4
MAA0_5
5
MAA0_6
6
MAA0_7
7
MAA0_8
8
WEA0B
MEM_CALRA
I-DIS
R0402_N1%
DRAM_RST_A_R
I-DIS
R0402_N1%
10R
RG132
4.99K
1%
R0402_N
I
UG1C
ymbol3
s
L34
L37
L38
J35
G37
E38
E35
D35
H41
H40
G41
G40
E40
D41
D40
C41
C40
B39
A39
B38
B36
A36
B35
A35
B33
B32
A32
B31
A30
B29
B28
A28
G25
H25
E27
D27
D29
H27
H23
E23
D25
H29
D33
E33
A34
B34
G38
F41
B37
A31
J38
F40
A38
B30
H21
H31
D23
D21
G29
G21
E31
D31
K15
L32
DQA1_0
DQA0_0
DQA1_1
DQA0_1
DQA1_2
DQA0_2
DQA1_3
DQA0_3
DQA1_4
DQA0_4
DQA1_5
DQA0_5
DQA1_6
DQA0_6
DQA1_7
DQA0_7
DQA1_8
DQA0_8
DQA1_9
DQA0_9
DQA1_10
DQA0_10
DQA1_11
DQA0_11
DQA1_12
DQA0_12
DQA1_13
DQA0_13
DQA1_14
DQA0_14
DQA1_15
DQA0_15
DQA1_16
DQA0_16
DQA1_17
DQA0_17
DQA1_18
DQA0_18
DQA1_19
DQA0_19
DQA1_20
DQA0_20
DQA1_21
DQA0_21
DQA1_22
DQA0_22
DQA1_23
DQA0_23
DQA1_24
DQA0_24
DQA1_25
DQA0_25
DQA1_26
DQA0_26
DQA1_27
DQA0_27
DQA1_28
DQA0_28
DQA1_29
DQA0_29
DQA1_30
DQA0_30
DQA1_31
DQA0_31
MAA1_0
MAA0_0
MAA1_1
MAA0_1
MAA1_2
MAA0_2
MAA1_3
MAA0_3
MAA1_4
MAA0_4
MAA1_5
MAA0_5
MAA1_6
MAA0_6
MAA1_7
MAA0_7
MAA1_8
MAA0_8
MAA1_9
MAA0_9
WCKA1_0
WCKA0_0
WCKA1B_0
WCKA0B_0
WCKA1_1
WCKA0_1
WCKA1B_1
WCKA0B_1
EDCA1_0
EDCA0_0
EDCA1_1
EDCA0_1
EDCA1_2
EDCA0_2
EDCA1_3
EDCA0_3
DDBIA1_0
DDBIA0_0
DDBIA1_1
DDBIA0_1
DDBIA1_2
DDBIA0_2
DDBIA1_3
DDBIA0_3
ADBIA1
ADBIA0
CSA1B_0
CSA0B_0
CASA1B
CASA0B
RASA1B
RASA0B
WEA1B
WEA0B
CKEA1
CKEA0
CLKA1
CLKA0
CLKA1B
CLKA0B
MVREFDA
MEM_CALRA
DRAM_RSTA
EV 0.91
R
DQA1_0
B27
A27
B26
A26
A24
B23
A23
B22
B20
A20
B19
A19
B17
A16
B16
A15
B15
A14
B14
B13
A11
B11
A10
B10
B8
A7
B7
A6
A4
B4
A3
B3
E15
H15
G13
D13
H11
H13
H17
G17
D15
E11
A22
B21
A8
B9
B24
A18
B12
B6
B25
B18
A12
B5
H19
E7
D17
D19
D11
E19
D7
D9
K17
0
DQA1_1
1
DQA1_2
2
DQA1_3
3
DQA1_4
4
DQA1_5
5
DQA1_6
6
DQA1_7
7
DQA1_8
8
DQA1_9
9
DQA1_10
10
DQA1_11
11
DQA1_12
12
DQA1_13
13
DQA1_14
14
DQA1_15
15
DQA1_16
16
DQA1_17
17
DQA1_18
18
DQA1_19
19
DQA1_20
20
DQA1_21
21
DQA1_22
22
DQA1_23
23
DQA1_24
24
DQA1_25
25
DQA1_26
26
DQA1_27
27
DQA1_28
28
DQA1_29
29
DQA1_30
30
DQA1_31
31
MAA1_0
0
MAA1_1
1
MAA1_2
2
MAA1_3
3
MAA1_4
4
MAA1_5
5
MAA1_6
6
MAA1_7
7
MAA1_8
8
MVREFDA
AH1
DQB1_0
AH2
DQB1_1
AJ2
DQB1_2
AK1
DQB1_3
AL2
DQB1_4
AM1
DQB1_5
AM2
DQB1_6
AN2
DQB1_7
AR1
DQB1_8
AR2
DQB1_9
AT1
DQB1_10
AT2
DQB1_11
AV2
DQB1_12
AW1
DQB1_13
AW2
DQB1_14
AY3
DQB1_15
BA3
DQB1_16
AY4
DQB1_17
BA4
DQB1_18
AY5
DQB1_19
BA7
DQB1_20
AY7
DQB1_21
AY8
DQB1_22
BA8
DQB1_23
AR4
DQB1_24
AR5
DQB1_25
AU4
DQB1_26
AU7
DQB1_27
AN8
DQB1_28
AV11
DQB1_29
AU11
DQB1_30
AP11
DQB1_31
AE7
MAB1_0
AE8
MAB1_1
AG5
MAB1_2
AG4
MAB1_3
AJ4
MAB1_4
AG8
MAB1_5
AC8
MAB1_6
AC5
MAB1_7
AE4
MAB1_8
AJ8
MAB1_9
AP1
WCKB1_0
AP2
WCKB1B_0
AN4
WCKB1_1
AN5
WCKB1B_1
AL1
EDCB1_0
AU2
EDCB1_1
BA6
EDCB1_2
AV7
EDCB1_3
AK2
DDBIB1_0
AV1
DDBIB1_1
AY6
DDBIB1_2
AV9
DDBIB1_3
AA8
ADBIB1
AL8
CSB1B_0
CG255
1uF 6.3V 10%
X5R
C0402
I-DIS
For R17M-P1 64-bit SKUs,
ch
annel B reference voltage is not nee ded.
+MVDD
RG123
40.2R
1%
R0402_N
NI
RG127
100R
1%
R0402_N
NI
AC4
CASB1B
AA4
RASB1B
AJ7
WEB1B
AA7
CKEB1
AL5
CLKB1
AL4
CLKB1B
U10
MVREFDB
MVREFDB
R
EV 0.91
GND
D D
330S-KBL Series
roject:
roject:
roject:
P
P
P
Luffy
Luffy
Luffy
ngineer:
ngineer:
ngineer:
E
E
ize
ize
S
S
Size
D
D
D
Date: Sheetof
Date: Sheetof
1
2
3
4
Date: Sheet o
E
itle:
itle:
T
T
Title:
GPU MEM
GPU MEM
GPU MEM
5
ev
ev
R
R
Rev
V01
V01
V01
f
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
75
75 81Tuesday, September 26, 2017
75
Page 76
Vinafix.com
1
2
3
4
5
+VDD33
RG291
RG290
47K
47K
5%
5%
R0402_N
A A
GPU_SMBCLK
GPU_SMBDATA
(
15) ASIC GPIO Straps CLK
P
re-PWROK Output Voltage
3
-PADS/2
1V8_AON
B B
RG147
RG148
RG153
RG156
10K
10K
R0402_N
10K
R0402_N
10K
S
VC
SVD
0
0
110
C C
D D
R0402_N
I
I
LBSS138DW1T1G 200mA 50V
5%
I-DISR0402_N
SVC
5%
NI
5%
NI
5%
I-DISR0402_N
0
1
15
8
SVD
8
15
(70)
(70)
V
1
.1
(70)
1.0
0.9
1
0.8
UG1K
sym
bol11
1
5
L40
DBGDATA_0
L41
15
DBGDATA_1
M40
15
DBGDATA_2
15
M41
DBGDATA_3
15
N40
DBGDATA_4
15
N41
DBGDATA_5
P40
15
DBGDATA_6
P41
15
DBGDATA_7
15
R40
DBGDATA_8
15
R41
DBGDATA_9
15
T40
DBGDATA_10
T41
15
DBGDATA_11
U40
15
DBGDATA_12
15
U41
DBGDATA_13
15
V40
DBGDATA_14
15
V41
DBGDATA_15
R
EV 0.91
1
1.8V 200MHz
UG1F
bol6
sym
PLLCHARZ_L
PLLCHARZ_H
EV 0.91
R
+VDD33
I-DIS
SOT363M
G1
S1
D1
QX13A
LBSS138DW1T1G 200mA 50V
SVC
SVD
SVT
RG145
RG149
RG154
for M2-60
DBGDATA_0
DBGDATA_1
DBGDATA_2
DBGDATA_3
DBGDATA_4
DBGDATA_5
DBGDATA_6
DBGDATA_7
DBGDATA_8
DBGDATA_9
DBGDATA_10
DBGDATA_11
DBGDATA_12
DBGDATA_13
DBGDATA_14
DBGDATA_15
P10036
P10035
P10034
T
T
T
GPU_XTALIN
BA39
XTALIN
GPU_XTALOUT
AY39
XTALOUT
PLLCHARZ_L
AV15
PLLCHARZ_H
AU15
AY38
ANALOGIO
ANALOGIO
+VDD33
GPIO_0
GPIO_2
GPIO_5
GPIO_6
GPIO_8_ROMSO
GPIO_9_ROMSI
GPIO_10_ROMSCK
GPIO_11
GPIO_12
GPIO_13
HPD2
GPIO_15
HPD3
GPIO_20
GPIO_22_ROMSCB
GPIO_29
GPU_CLKREQ#_R
GPU_WAKEB
HSYNC
VSYNC
S1
PS_1
PS_2
PS_3
HPD4
HPD5
PS_0
HPD1
+VDD33
+VDD33
GPIO_6
RG306
G1
D1
QX17A
SOT363M
I
RG348
YG2
GND
1
Y12Y2
UG13
3
XOUT
4
CLKOUT1
Si51214-A07907-GM
tdfn6_1p4x1p2x0p8_0p4
I-DIS
RG335
10K
5%
R0402_N
I-DIS
GPIO_5
D6609BAT54WS
RG289
27MHZ 10PPM
X4S32X25 I-DIS
+VDD33
1M
ND
G
+VDD33
RG558
I-DIS
Y34Y4
XIN
VDD
SSON
VSS
0R
R10906
10K
5%
R0402_N
I-DIS
TP10045
TP10046
TP10047
RG277
10K
5%
R0402_N
NI
RG297
10K
5%
R0402_N
NI
3
0R
2
1
5
6
0R
R0402_N5%
R0402_N5%
RG330
10K
R0402_N
5%
I-DIS
RG276
RG168
10K
R0402_N
5%
I-DIS
GPU_CLKREQ#_R
I-DISR0402_N
1%
XTALOUT_CLKGPU_XTALIN
R0402_N5%
NI
NI
0R
RG169
10K
R0402_N
5%
I-DIS
CG308
18pF 50V 5%
CG265
0.1uF 10V 10%
X5R
C0402
I-DIS
CLK_SSON
3
NI
GPU_ALERT#
GPIO_19_CTF
NI
R04025%
HEADLESS MODE
RG170
10K
R0402_N
5%
I-DIS
I-DIS
I-DIS-M2-60
RG557
1V8_AON_CLK100M
GPIO_8_ROMSO
GPIO_9_ROMSI
GPIO_10_ROMSCK
GPIO_22_ROMSCB
(50)
(74)
RG331
RG332
RG333
RG334
GPIO5_AC_DETECT
GPUVR_HOT
33R
33R
33R
33R
TP10048
GPU_EVENT#
HPD1
100K
RG181
R0402_N
HPD2
RG187
100K
R0402_N
HPD3
100K
RG190
R0402_N
HPD4
RG195
100K
R0402_N
HPD5
100K
RG202
R0402_N
GPU_XTALOUT
5%
R0402
0R
C10697
0.1uF 16V 10%
X7R
C0402
I
1V8_AON
RG337
5.1K
1%
R0402_N
I-DIS
RG338
5.1K
1%
R0402_N
NI
RG340
0R
R04025%
I-DIS
1V8_AON 1V8_AON
I-DIS
SOT363M
G2
D2S2
QX13B
+VDD33
GPU_SMBCLK
GPU_SMBDATA
R0402_N5%
I-DIS
0R
I-DIS
R0402_N5%
0R
I-DIS
R0402_N5%
0R
1V8_AON
RG161
1K
5%
R0402_N
I-DIS
RG312
10K
R0402_N
5%
I-DIS-M2-60
0
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
13
14
1
5
P10040
P10038TP10039
P10037
P10041
T
T
T
T
K
eep clock path as
s
hort as possible.
TP10042
TP10043
1%
RG213
16.2K
NI
R0402_N
(50)
SMB0_GFX_CLK
(50)
SMB0_GFX_DATA
RG140
4.7K
5%
R0402_N
I
RG162
1K
5%
R0402_N
I-DIS
DBGDATA_[15..0]
GPIO_SVC
GPIO_SVD
GPIO_SVT
TEST_PG
TEST_PG_BACO
+VDD33
RG141
4.7K
5%
R0402_N
I
CG129
1uF 6.3V 10%
X5R
C0402_N
I-DIS
GPU_SCL
GPU_SDA
AM31
AC35
AC34
AW40
AW41
AU17
AV17
AR17
AN34
AP31
AY13
BA13
R34
15
UG1E
symbol5
GPIO_5_REG_HOT_AC_BATT
GPIO_6_TACH
GPIO_8_ROMSO
GPIO_9_ROMSI
GPIO_10_ROMSCK
GPIO_14_HPD2
GPIO_16_8P_DETECT
GPIO_17_THERMAL_INT
GPIO_18_HPD3
GPIO_22_ROMCSB
GENERICE_HPD4
GENERICF_HPD5
GENLK_VSYNC
GPIO_19_CTF
GENERICA
GENERICB
GENERICC
GENERICD
GENERICG
BL_ENABLE
BL_PWM_DIM
SWAPLOCKA
SWAPLOCKB
GENLK_CLK
GPIO_0
GPIO_1
GPIO_2
GPIO_11
GPIO_12
GPIO_13
GPIO_15
GPIO_20
GPIO_21
GPIO_29
GPIO_30
HPD1
CLKREQB
WAKEB
DIGON
HSYNC
VSYNC
VDD_33
SCL
SDA
SMBCLK
SMBDAT
GPIO_SVC
GPIO_SVD
GPIO_SVT
DDCVGACLK
DDCVGADATA
TEST_PG
TEST_PG_BACO
K41
RSVD#K41
RSVD#R34
REV 0.91
GPU_CLKREQ#(7)
Y1003
1V8_AON
C10698
0.1uF 16V 10%
X7R
C0402
I
34
OUT
VDD
2
1
E
/D
GND
100MHZ
CRY4_3225
I-DIS
GPU_XTALIN
1
00MHZ for P1-50
RG556
RG336
RG559
I-DIS-M2-60
I-DIS
5%
GPU_XTALIN
R0402
0R
CG309
18pF 50V 5%
5%
R0402
0R
R04025%
NI
0R
W40
AA40
AA35
AA34
U35
AP25
AM25
AM27
W41
Y40
Y41
AU21
AA41
U34
R37
AV25
R38
AB40
AB41
AP27
W37
W38
BA38
AV29
AU31
AV31
AU25
AV23
AM29
AV21
AV40
AU40
AC40
AC37
AC38
W34
W35
AG34
AE34
AR29
AP29
LBSS138DW1T1G 200mA 50V
I-DIS
XTALIN_CLK
CLKOUT1
27MHZ for M2-60
2
RG313
8.45K
1%
R0402_N
NI
RG318
2K
1%
R0402_N
NI
UG12
3
VDD
WP
R0402_N5%
I
2
SO
R0402_N5%
R0402_N5%
R0402_N5%
(50)
(70)
HOLD
I
5
SI
I
6
SCK
I
1
GND
CE
GD25Q40BTI
NI
P
(8)
I-DIS
5%
I-DIS
5%
I-DIS
5%
I-DIS
5%
I-DIS
5%
1V8_AON
RG320
8.45K
1%
R0402_N
NI
PS_0
CG260
RG319
0.01uF 16V 10%
2K
X7R
1%
C0402_N
R0402_N
NI
NI
CG264
0.1uF 10V 10%
8
X5R
7
C0402_N
NI
4
IN STRAPS
RG143
RG146
RG152
RG158
RG160
RG165
RG167
RG172
RG174
RG176
RG179
RG184
RG186
RG189
RG192
RG194
RG197
RG201
RG205
RG207
RG210
0x40: DNI the pull-up resistors on both balls.
0x41: Install pull-up resistor only on DBGDATA_6. If there is no address conflicts on the platform, use 0x41 as slave address for compatibility with past products.
0x42: Install pull-up resistor only on DBGDATA_7.
0x43: install pull-up resistors on both balls.
U
se either pull-up or pull-down depending on design specifics, but not both
+VDD33
RG142
1%
5.1K
R0402_N
I-DIS
RG144
1%
5.1K
NI
R0402_N
RG151
1%
5.1K
R0402_N
NI
RG157
1%
5.1K
I-DIS
R0402_N
RG159
1%
5.1K
R0402_N
NI
RG163
1%
5.1K
R0402_N
NI
RG166
1%
5.1K
I-DIS
R0402_N
RG171
1%
5.1K
I-DIS
R0402_N
RG173
1%
5.1K
R0402_N
NI
RG175
1%
5.1K
R0402_N
I-DIS
RG178
1%
5.1K
NI
R0402_N
RG182
1%
5.1K
R0402_N
NI
RG185
1%
5.1K
R0402_N
NI
1V8_AON
RG188
1%
5.1K
R0402_N
NI
RG191
1%
5.1K
R0402_N
NI
RG193
1%
5.1K
R0402_N
NI
RG196
1%
5.1K
R0402_N
I-DIS
RG200
1%
5.1K
R0402_N
I-DIS
RG204
1%
5.1K
R0402_N
I-DIS
RG206
1%
5.1K
R0402_N
NI
RG209
1%
5.1K
R0402_N
I-DIS
1V8_AON
RG314
10K
1%
R0402_N
NI
PS_1 PS_2
RG316
CG261
4.75K
0.01uF 16V 10%
1%
X7R
R0402_N
C0402_N
NI
NI
4
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
1%
5.1K
R0402_N
CG262
0.01uF 16V 10%
X7R
C0402_N
NI
GPIO_0
NI
GPIO_2
I-DIS
GPIO_8_ROMSO
I-DIS
GPIO_9_ROMSI
NI
GPIO_11
NI
GPIO_12
NI
GPIO_13
NI
GPIO_15
NI
GPIO_20
I-DIS
GPIO_22_ROMSCB
NI
GPIO_29
I-DIS
NI
HSYNC
NI
VSYNC
DBGDATA_0
I-DIS
15
DBGDATA_1
I-DIS
15
DBGDATA_2
I-DIS
1
5
DBGDATA_3
NI
1
5
DBGDATA_4
NI
15
DBGDATA_5
NI
15
DBGDATA_6
I-DIS
15
DBGDATA_7
NI
15
1V8_AON
RG317
8.45K
1%
R0402_N
NI
RG315
2K
1%
R0402_N
NI
COMPONENTS SHOWN ARE EXAMPLES ONLY
A
ND ARE NOT NECESSARILY QUALIFIED
PINSTRAP_BIF_TX_HALF_S WING
PINSTRAP_BIF_GEN3_EN_A
PINSTRAP_BIF_CLK_PM_EN
RESERVED
PINSTRAP_ROM_CONFIG [0]
P
INSTRAP_ROM_CONFIG [1]
PINSTRAP_ROM_CONFIG [2]
RESERVED
P
INSTRAP_TX_DEEMPH_EN
PINSTRAP_BIOS_ROM_EN
PINSTRAP_BIF_VGA_DIS
SPECIAL USAGE
S
PECIAL USAGE
DBGDATA_[15..0]
0
1
2
3
4
5
6
7
PS_3
CG263
0.01uF 16V 10%
X7R
C0402_N
NI
half swing usage.
PCIe Gen3 is supported
The CLKREQB power management capability is enabled
normal operation
DISABLE ROM SETTING
DISABLE ROM SETTING
DISABLE ROM SETTING
normal operation
half swing usage.
D
ISABLE
does not drive any displays (headless)
15
PINSTRAP_AUD_PORT_CONN [0]
PINSTRAP_AUD_PORT_CONN [1]
PINSTRAP_AUD_PORT_CONN [2]
PINSTRAP_BOARD_CONFIG [0]
PINSTRAP_BOARD_CONFIG [1]
PINSTRAP_BOARD_CONFIG [2]
PINSTRAP_SMBUS_ADDR [0]
PINSTRAP_SMBUS_ADDR [1]
ize
ize
S
S
Size
itle:
itle:
T
T
Title:
Custom
Custom
Custom
Date: Sheetof
Date: Sheetof
Date: Sheet
111: No usable endpoints
110: One usable endpoint
101: Two usable endpoints
100: Three usable endpoints
011: Four usable endpoints
010: Five usable endpoints
001: Six usable endpoints
000: All endpoints are usable
BOARD_CONFIG[2:0] CONFIG 0
roject:
roject:
roject:
P
P
P
ngineer:
ngineer:
ngineer:
E
E
E
GPU GPIO/STRAP
GPU GPIO/STRAP
GPU GPIO/STRAP
5
330S-KBL Series
Luffy
Luffy
Luffy
f
76
76
76 81Wednesday, September 27, 2017
o
ev
ev
R
R
Re v
V01
V01
V01
81Wednesday, September 27, 2017
81Wednesday, September 27, 2017
Page 77
Vinafix.com
1
A A
AS
IC - TMDP (A/B)
UG1G
s
ymbol7
TX2P_DPB0P
TX2M_DPB0N
TX1P_DPB1P
TX1M_DPB1N
TX0P_DPB2P
TX0M_DPB2N
TXCBP_DPB3P
TXCBM_DPB3N
B B
DDCAUX3P
DDCAUX3N
TX5P_DPA0P
TX5M_DPA0N
TX4P_DPA1P
TX4M_DPA1N
TX3P_DPA2P
TX3M_DPA2N
TXCAP_DPA3P
TXCAM_DPA3N
C C
RG215
1%
150R
AUX_ZVSS
I-DISR0402_N
BA12
AUX_ZVSS
DDCAUX4P
DDCAUX4N
R
EV 0.91
ASIC - TMDP (C/D)
AY32
BA32
AY31
BA31
AY30
BA30
AY28
BA28
AM21
AP21
AY36
BA36
AY35
BA35
AY34
BA34
AY33
BA33
AR23
AP23
R
EV 0.91
2
UG1H
s
ymbol8
AY22
TX2P_DPD0P
BA22
TX2M_DPD0N
AY21
TX1P_DPD1P
BA21
TX1M_DPD1N
AY20
TX0P_DPD2P
BA20
TX0M_DPD2N
AY19
TXCDP_DPD3P
BA19
TXCDM_DPD3N
AY11
AUX1P
BA11
AUX1N
AY10
DDC1CLK
BA10
DDC1DATA
AY27
TX5P_DPC0P
BA27
TX5M_DPC0N
AY26
TX4P_DPC1P
BA26
TX4M_DPC1N
AY25
TX3P_DPC2P
BA25
TX3M_DPC2N
AY24
TXCCP_DPC3P
BA24
TXCCM_DPC3N
AP19
AUX2P
AM19
AUX2N
AV19
DDC2CLK
AU19
DDC2DATA
ASIC - TMDP (E)
UG1O
s
ymbol15
AY18
TX2P_DPE0P
BA18
TX2M_DPE0N
AY16
TX1P_DPE1P
BA16
TX1M_DPE1N
AY15
TX0P_DPE2P
BA15
TX0M_DPE2N
AY14
TXCEP_DPE3P
BA14
TXCEM_DPE3N
AU27
DDCAUX5P
AV27
DDCAUX5N
R
EV 0.91
3
4
5
D D
P
P
P
roject:
roject:
roject:
E
E
E
ngineer :
ngineer :
S
S
Size
ize
ize
T
T
Title:
Custom
Custom
Custom
Date: Sheet
Date: Sheet
1
2
3
4
Date: Sheet
ngineer :
itle:
itle:
GPU DISPLAY INTERFACE
GPU DISPLAY INTERFACE
GPU DISPLAY INTERFACE
5
330S-KBL Series
Luffy
Luffy
Luffy
o
77
o
77
o
77 81Tuesday, September 26, 2017
f
f
f
R
R
Re v
ev
ev
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 78
Vinafix.com
1
A A
B B
2
3
4
5
C C
D D
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
S
S
Size
ize
ize
T
T
Title:
C
C
C
Date: Sheet o
Date: Sheet
1
2
3
4
Date: Sheet
Engineer:
itle:
itle:
NV N17S(5/5)_MEM
NV N17S(5/5)_MEM
NV N17S(5/5)_MEM
5
330S-KBL Series
Luffy
Luffy
Luffy
78
o
78
o
78 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 79
Vinafix.com
5
4
3
2
1
D D
NVVDD
N13
N15
N21
G137
G146
G136
C
C
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
G145
G141
C
C
I-DIS
I-DIS
1uF 6.3V 10%
G149
G150
C
C
22UF 6.3V 20%
22UF 6.3V 20%
I-DIS
I-DIS
G155
G154
C
C
I-DIS
C C
I-DIS
22UF 6.3V 20%
22UF 6.3V 20%
G138
C
I-DIS
1uF 6.3V 10%
G142
C
C
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
G153
G151
C
G156
C
C
G152
C
22UF 6.3V 20%
I-DIS
I-DIS
22UF 6.3V 20%
22UF 6.3V 20%
I-DIS
I-DIS
22UF 6.3V 20%
N23
N29
N31
R13
1uF 6.3V 10%
R15
R21
R23
R29
R31
U13
U15
U21
U23
U29
U31
W13
W15
W21
W23
W29
W31
AA13
AA15
AA21
AA23
AA29
AA31
AC13
AC15
AC21
AC23
AC29
AC31
AE13
AE15
AE21
AE23
AE29
AE31
AG13
AG15
AG21
AG23
AG29
AG31
AJ13
AJ15
AJ17
AJ19
AJ21
AJ23
AJ25
AJ27
AJ29
AJ31
AL13
AL15
AL17
AL19
AL21
AL23
AL25
AL27
AL29
AL31
VDDC#0
VDDC#1
VDDC#2
VDDC#3
VDDC#4
VDDC#5
VDDC#6
VDDC#7
VDDC#8
VDDC#9
VDDC#10
VDDC#11
VDDC#12
VDDC#13
VDDC#14
VDDC#15
VDDC#16
VDDC#17
VDDC#18
VDDC#19
VDDC#20
VDDC#21
VDDC#22
VDDC#23
VDDC#24
VDDC#25
VDDC#26
VDDC#27
VDDC#28
VDDC#29
VDDC#30
VDDC#31
VDDC#32
VDDC#33
VDDC#34
VDDC#35
VDDC#36
VDDC#37
VDDC#38
VDDC#39
VDDC#40
VDDC#41
VDDC#42
VDDC#43
VDDC#44
VDDC#45
VDDC#46
VDDC#47
VDDC#48
VDDC#49
VDDC#50
VDDC#51
VDDC#52
VDDC#53
VDDC#54
VDDC#55
VDDC#56
VDDC#57
VDDC#58
VDDC#59
VDDC#60
VDDC#61
VDDC#62
VDDC#63
VDDC#64
VDDC#65
VDDC#66
VDDC#67
UG1I
symbol9
R
EV 0.91
VDDCI#0
VDDCI#1
VDDCI#2
VDDCI#3
VDDCI#4
VDDCI#5
VDDCI#6
VDDCI#7
VDDCI#8
FB_VMEMIO
FB_VDDCI
FB_VDDC
L13
L17
L21
L25
L29
N11
U11
AA11
AE11
C3
AV13
AR13
AU13
FB_VSS
G147
C
I-DIS
G140
C
G144
G143
C
C
I-DIS
I-DIS
1uF 6.3V 10%
I-DIS
22UF 6.3V 20%
1uF 6.3V 10%
1uF 6.3V 10%
G148
C
I-DIS
22UF 6.3V 20%
FB_VMEMIO
FB_VDDCI
FB_VDDC
FB_VSSC
+VDDCI
A2
A5
G139
C
I-DIS
1uF 6.3V 10%
(69)
(70)
(70)
(70)
A9
A13
A17
A21
A25
A29
A33
A37
A40
B1
B40
B41
C5
C7
C9
C11
C13
C15
C17
C19
C21
C23
C25
C27
C29
C31
C33
C35
C37
C39
E1
E3
E4
E9
E13
E17
E21
E25
E29
E39
E41
G3
G7
G11
G15
G19
G23
G27
G31
G35
G39
J1
J3
J5
J34
J37
UG1L
symbol12
VSS#0
VSS#1
VSS#2
VSS#3
VSS#4
VSS#5
VSS#6
VSS#7
VSS#8
VSS#9
VSS#10
VSS#11
VSS#12
VSS#13
VSS#14
VSS#15
VSS#16
VSS#17
VSS#18
VSS#19
VSS#20
VSS#21
VSS#22
VSS#23
VSS#24
VSS#25
VSS#26
VSS#27
VSS#28
VSS#29
VSS#30
VSS#31
VSS#32
VSS#33
VSS#34
VSS#35
VSS#36
VSS#37
VSS#38
VSS#39
VSS#40
VSS#41
VSS#42
VSS#43
VSS#44
VSS#45
VSS#46
VSS#47
VSS#48
VSS#49
VSS#50
VSS#51
VSS#52
VSS#53
VSS#54
VSS#55
VSS#56
VSS#57
EV 0.91
R
VSS#100
VSS#101
VSS#102
VSS#103
VSS#104
VSS#105
VSS#106
VSS#107
VSS#108
VSS#109
VSS#110
VSS#111
VSS#112
VSS#113
VSS#114
J39
VSS#58
J40
VSS#59
J41
VSS#60
K21
VSS#61
K25
VSS#62
K29
VSS#63
K40
VSS#64
L3
VSS#65
L7
VSS#66
L11
VSS#67
L15
VSS#68
L19
VSS#69
L23
VSS#70
L27
VSS#71
L31
VSS#72
L35
VSS#73
L39
VSS#74
N1
VSS#75
N3
VSS#76
N5
VSS#77
N17
VSS#78
N19
VSS#79
N25
VSS#80
N27
VSS#81
N32
VSS#82
N37
VSS#83
N39
VSS#84
R3
VSS#85
R7
VSS#86
R11
VSS#87
R17
VSS#88
R19
VSS#89
R25
VSS#90
R27
VSS#91
R32
VSS#92
R35
VSS#93
R39
VSS#94
U1
VSS#95
U3
VSS#96
U5
VSS#97
U17
VSS#98
U19
VSS#99
U25
U27
U32
U37
U39
W3
W7
W11
W17
W19
W25
W27
W39
AA1
AA3
AA5
AA10
AA17
AA19
AA25
AA27
AA32
AA39
AC3
AC7
AC11
AC17
AC19
AC25
AC27
AC39
AE1
AE3
AE5
AE10
AE17
AE19
AE25
AE27
AE32
AE35
AE39
AG3
AG7
AG11
AG17
AG19
AG25
AG27
AG39
AG40
AG41
AJ1
AJ3
AJ5
AJ10
AJ11
AJ35
AJ39
AL3
AL7
AL10
AL11
AL32
AL35
AL39
AN1
AN3
AN7
AN35
AN39
VSS#115
VSS#116
VSS#117
VSS#118
VSS#119
VSS#120
VSS#121
VSS#122
VSS#123
VSS#124
VSS#125
VSS#126
VSS#127
VSS#128
VSS#129
VSS#130
VSS#131
VSS#132
VSS#133
VSS#134
VSS#135
VSS#136
VSS#137
VSS#138
VSS#139
VSS#140
VSS#141
VSS#142
VSS#143
VSS#144
VSS#145
VSS#146
VSS#147
VSS#148
VSS#149
VSS#150
VSS#151
VSS#152
VSS#153
VSS#154
VSS#155
VSS#156
VSS#157
VSS#158
VSS#159
VSS#160
VSS#161
VSS#162
VSS#163
VSS#164
VSS#165
VSS#166
VSS#167
VSS#168
VSS#169
VSS#170
UG1M
symbol13
R
EV 0.91
VSS#171
VSS#172
VSS#173
VSS#174
VSS#175
VSS#176
VSS#177
VSS#178
VSS#179
VSS#180
VSS#181
VSS#182
VSS#183
VSS#184
VSS#185
VSS#186
VSS#187
VSS#188
VSS#189
VSS#190
VSS#191
VSS#192
VSS#193
VSS#194
VSS#195
VSS#196
VSS#197
VSS#198
VSS#199
VSS#200
VSS#201
VSS#202
VSS#203
VSS#204
VSS#205
VSS#206
VSS#207
VSS#208
VSS#209
VSS#210
VSS#211
VSS#212
VSS#213
VSS#214
VSS#215
VSS#216
VSS#217
VSS#218
VSS#219
VSS#220
VSS#221
VSS#222
VSS#223
VSS#224
VSS#225
VSS#226
AN40
AN41
AP13
AP17
AR3
AR7
AR11
AR19
AR21
AR25
AR27
AR31
AR35
AR39
AU1
AU3
AU9
AU23
AU29
AW3
AW5
AW7
AW9
AW11
AW13
AW15
AW17
AW19
AW21
AW23
AW25
AW27
AW29
AW31
AW33
AW35
AW37
AW39
AY1
AY2
AY9
AY12
AY17
AY23
AY29
AY37
AY40
AY41
BA2
BA5
BA9
BA17
BA23
BA29
BA37
BA40
B B
+MVDD
K11
K13
K19
G158
G157
C
G165
C
G177
C
A A
G159
C
C
I-DIS
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
G167
G166
C
C
I-DIS
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
G178
C
I-DIS
I-DIS
22UF 6.3V 20%
22UF 6.3V 20%
5
G161
G160
C
C
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
G168
G169
C
C
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
K23
K27
K31
L10
N10
W10
AC10
AG10
VMEMIO#0
VMEMIO#1
VMEMIO#2
VMEMIO#3
VMEMIO#4
VMEMIO#5
VMEMIO#6
VMEMIO#7
VMEMIO#8
VMEMIO#9
VMEMIO#10
symbol14
UG1N
R
EV 0.91
VDD_18#0
VDD_18#1
VDD_18#2
VDD_08#0
VDD_08#1
VDD_08#2
VDD_08#3
VDD_08#4
VDD_08#5
VDD_08
AM15
AP15
AR15
AC32
AG32
AG35
AJ32
AJ34
AL34
W32
AM23
VSS
AM17
VSS
4
1V8_AON
G162
C
G170
C
G164
G163
C
C
I-DIS
I-DIS
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
G172
G171
C
I-DIS
G173
C
C
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
GPU_VDD08
G175
G174
C
I-DIS
1uF 6.3V 10%
G176
C
C
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
3
For cost effective designs where VDDCI and VDD_08
a
re supplied by one regulator, have the VDDCI and
VDD_08 balls joined on a unified power plane.
1uF 6.3V 10%
P
P
P
roject:
roject:
roject:
Engineer:
Engineer:
S
Size
S
ize
ize
T
Title:
T
C
C
C
Date: Sheet
Date: Sheet
2
Date: Sheet
Engineer:
itle:
itle:
GPU POWER/GND
GPU POWER/GND
GPU POWER/GND
1
330S-KBL Series
Luffy
Luffy
Luffy
79
o
79
o
o
79 81Tuesday, September 26, 2017
f
f
f
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Page 80
Vinafix.com
(6) GDDR5 Memory Channels A & B (x32 Mode)
D D
C C
+MVDD
RG222
RG224
B B
+MVDD
+MVDD
+MVDD
5
DQA0_[31..0](75,80) DQA0_[31..0](75,80) DQA1_[31..0](75,80)
DQA0_21
21
DQA0_20
20
DQA0_22
22
DQA0_23
23
18
DQA0_17
17
DQA0_19
19
DQA0_16
16
DQA0_9
9
DQA0_8
8
DQA0_10
10
DQA0_11
11
DQA0_12
12
DQA0_13
13
DQA0_15
15
DQA0_14
1
4
MAA0_[8..0](75,80)
WCKA0_0(75,80)
WCKA0B_0(75,80)
WCKA0_1(75,80)
WCKA0B_1(75,80)
EDCA0_2(75)
EDCA0_1(75)
DDBIA0_2(75)
DDBIA0_1(75)
RASA0B(75,80)
CASA0B(75,80)
1%
I-DIS
60.4R
1%
I-DIS
60.4R
CKEA0(75,80)
CLKA0B(75,80)
CLKA0(75,80)
CSA0B_0(75,80)
WEA0B(75,80)
ZQ_A0
RG226
MAA0_8
8
MAA0_7
7
MAA0_6
6
MAA0_5
5
MAA0_4
4
MAA0_3
3
MAA0_2
2
MAA0_1
1
MAA0_0
0
+MVDD
+MVDD
CLKA0B
CLKA0
1%
I-DISR0402_N
120R
6
DRAM_RST_A(75,80)
R0402_N1%
NI
2.37K
RG230
RG234
CG179
RG238
RG242
RG246
RG250
CG183
CG187
I-DIS
I-DIS
I-DIS
1uF 6.3V 10%
X7RC0402_N
2.49K
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
NI
R0402_N1%
6
VREFD1_A0
NI
R0402_N1%
R0402_N1%
NI
6
1%
1%
VREFD2_A0
I-DISR0402_N
6
VREFC_A0
I-DISR0402_N
ADBIA0(75,80)
M2
M4
N2
N4
T2
T4
V2
V4
M13
M11
N13
N11
T13
T11
V13
V11
F13
F11
E13
E11
B13
B11
A13
A11
F2
F4
E2
E4
B2
B4
A2
A4
J5
K4
K5
K10
K11
H10
H11
H5
H4
D4
D5
P4
P5
R2
R13
C13
C2
P2
P13
D13
D2
G3
L3
J3
J11
J12
G12
L12
J13
J10
J2
J1
A5
V5
A10
V10
J14
J4
DQ31__DQ7
DQ30__DQ6
DQ29__DQ5
DQ28__DQ4
DQ27__DQ3
DQ26__DQ2
DQ25__DQ1
DQ24__DQ0
DQ23__DQ15
DQ22__DQ14
DQ21__DQ13
DQ20__DQ12
DQ19__DQ11
DQ18__DQ10
DQ17__DQ9
DQ16__DQ8
DQ15__DQ23
DQ14__DQ22
DQ13__DQ21
DQ12__DQ20
DQ11__DQ19
DQ10__DQ18
DQ9__DQ17
DQ8__DQ16
DQ7__DQ31
DQ6__DQ30
DQ5__DQ29
DQ4__DQ28
DQ3__DQ27
DQ2__DQ26
DQ1__DQ25
DQ0__DQ24
RFU_A12_NC
A7_A8__A0_A10
A6_A11__A1_A9
A5_BA1__A3_BA3
A4_BA2__A2_BA0
A3_BA3__A5_BA1
A2_BA0__A4_BA2
A1_A9__A6_A11
A0_A10__A7_A8
WCK01__WCK23
WCK01#__WCK23#
WCK23__WCK01
WCK23#__WCK01#
EDC3__EDC0
EDC2__EDC1
EDC1__EDC2
EDC0__EDC3
DBI3#__DBI0#
DBI2#__DBI1#
DBI1#__DBI2#
DBI0#__DBI3#
RAS#__CAS#
CAS#__RAS#
CKE#
CK#
CK
CS#__WE#
WE#__CS#
ZQ
SEN
RESET#
MF
Vpp_NC
Vpp_NC1
VREFD1
VREFD2
VREFC
ABI#
UG4
VDDQ_B1
VDDQ_B3
VDDQ_B12
VDDQ_B14
VDDQ_D1
VDDQ_D3
VDDQ_D12
VDDQ_D14
VDDQ_E5
VDDQ_E10
VDDQ_F1
VDDQ_F3
VDDQ_F12
VDDQ_F14
VDDQ_G2
VDDQ_G13
VDDQ_H3
VDDQ_H12
VDDQ_K3
VDDQ_K12
VDDQ_L2
VDDQ_L13
VDDQ_M1
VDDQ_M3
VDDQ_M12
VDDQ_M14
VDDQ_N5
VDDQ_N10
VDDQ_P1
VDDQ_P3
VDDQ_P12
VDDQ_P14
VDDQ_T1
VDDQ_T3
VDDQ_T12
VDDQ_T14
VDD_G11
VDD_G14
VSSQ_A1
VSSQ_A3
VSSQ_A12
VSSQ_A14
VSSQ_C1
VSSQ_C3
VSSQ_C4
VSSQ_C11
VSSQ_C12
VSSQ_C14
VSSQ_E1
VSSQ_E3
VSSQ_E12
VSSQ_E14
VSSQ_F5
VSSQ_F10
VSSQ_H2
VSSQ_H13
VSSQ_K2
VSSQ_K13
VSSQ_M5
VSSQ_M10
VSSQ_N1
VSSQ_N3
VSSQ_N12
VSSQ_N14
VSSQ_R1
VSSQ_R3
VSSQ_R4
VSSQ_R11
VSSQ_R12
VSSQ_R14
VSSQ_V1
VSSQ_V3
VSSQ_V12
VSSQ_V14
VSS_G10
4
+MVDD
B1
B3
B12
B14
D1
D3
D12
D14
E5
E10
F1
F3
F12
F14
G2
VDD_C5
VDD_C10
VDD_D11
VDD_G1
VDD_G4
VDD_L11
VDD_L14
VDD_P11
VDD_R5
VDD_R10
VSS_B5
VSS_B10
VSS_D10
VSS_G5
VSS_H1
VSS_H14
VSS_K1
VSS_K14
VSS_L10
VSS_P10
VSS_T5
VSS_T10
G13
H3
H12
K3
K12
L2
L13
M1
M3
M12
M14
N5
N10
P1
P3
P12
P14
T1
T3
T12
T14
C5
C10
D11
G1
G4
G11
G14
L1
VDD_L1
L4
VDD_L4
L11
L14
P11
R5
R10
A1
A3
A12
A14
C1
C3
C4
C11
C12
C14
E1
E3
E12
E14
F5
F10
H2
H13
K2
K13
M5
M10
N1
N3
N12
N14
R1
R3
R4
R11
R12
R14
V1
V3
V12
V14
B5
B10
D10
G5
G10
H1
H14
K1
K14
L5
VSS_L5
L10
P10
T5
T10
M
F = 1MF = 0 MF = 1
MAA0_[8..0](75,80)
+MVDD +MVDD +MVDD +MVDD
WCKA0_1(75,80)
WCKA0B_1(75,80)
WCKA0_0(75,80)
WCKA0B_0(75,80)
EDCA0_0(75)
EDCA0_3(75)
DDBIA0_0(75)
DDBIA0_3(75)
CASA0B(75,80)
RASA0B(75,80)
CKEA0(75,80)
CLKA0B(75,80)
CLKA0(75,80)
WEA0B(75,80)
CSA0B_0(75,80)
ZQ_A1
RG227
DRAM_RST_A(75,80)
RG231
+MVDD
RG235
CG180
RG239
+MVDD
RG243
CG184
RG247
+MVDD
RG251
CG188
I-DIS
I-DIS
I-DIS
ADBIA0(75,80)
120R
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
DQA0_2
2
DQA0_0
0
DQA0_3
3
DQA0_1
1
DQA0_4DQA0_18
4
DQA0_6
6
DQA0_7
7
DQA0_5
5
DQA0_26
26
DQA0_25
25
DQA0_31
31
DQA0_27
27
DQA0_30
30
DQA0_24
24
DQA0_28
28
DQA0_29
29
MAA0_8
8
MAA0_0
0
MAA0_1
1
MAA0_3
3
MAA0_2
2
MAA0_5
5
MAA0_4
4
MAA0_6
6
MAA0_7
7
+MVDD
+MVDD
ZQ_A1
1%
I-DISR0402_N
6
+MVDD
R0402_N1%
NI
R0402_N1%
NI
VREFD1_A1 VREFD1_B0 VREFD1_B1
6
R0402_N1%
NI
R0402_N1%
NI
VREFD2_A1 VREFD2_B0 VREFD2_B1
6
I-DISR0402_N
1%
VREFC_A1 VREFC_B0 VREFC_B1
6
I-DISR0402_N
1%
M2
M4
N2
N4
T2
T4
V2
V4
M13
M11
N13
N11
T13
T11
V13
V11
F13
F11
E13
E11
B13
B11
A13
A11
F2
F4
E2
E4
B2
B4
A2
A4
K4
K5
K10
K11
H10
H11
H5
H4
D4
D5
P4
P5
R2
R13
C13
C2
P2
P13
D13
D2
G3
J11
J12
G12
L12
J13
J10
A5
V5
A10
V10
J14
J5
L3
J3
J2
J1
J4
DQ31__DQ7
DQ30__DQ6
DQ29__DQ5
DQ28__DQ4
DQ27__DQ3
DQ26__DQ2
DQ25__DQ1
DQ24__DQ0
DQ23__DQ15
DQ22__DQ14
DQ21__DQ13
DQ20__DQ12
DQ19__DQ11
DQ18__DQ10
DQ17__DQ9
DQ16__DQ8
DQ15__DQ23
DQ14__DQ22
DQ13__DQ21
DQ12__DQ20
DQ11__DQ19
DQ10__DQ18
DQ9__DQ17
DQ8__DQ16
DQ7__DQ31
DQ6__DQ30
DQ5__DQ29
DQ4__DQ28
DQ3__DQ27
DQ2__DQ26
DQ1__DQ25
DQ0__DQ24
RFU_A12_NC
A7_A8__A0_A10
A6_A11__A1_A9
A5_BA1__A3_BA3
A4_BA2__A2_BA0
A3_BA3__A5_BA1
A2_BA0__A4_BA2
A1_A9__A6_A11
A0_A10__A7_A8
WCK01__WCK23
WCK01#__WCK23#
WCK23__WCK01
WCK23#__WCK01#
EDC3__EDC0
EDC2__EDC1
EDC1__EDC2
EDC0__EDC3
DBI3#__DBI0#
DBI2#__DBI1#
DBI1#__DBI2#
DBI0#__DBI3#
RAS#__CAS#
CAS#__RAS#
CKE#
CK#
CK
CS#__WE#
WE#__CS#
ZQ
SEN
RESET#
MF
Vpp_NC
Vpp_NC1
VREFD1
VREFD2
VREFC
ABI#
UG5
VDDQ_B1
VDDQ_B3
VDDQ_B12
VDDQ_B14
VDDQ_D1
VDDQ_D3
VDDQ_D12
VDDQ_D14
VDDQ_E5
VDDQ_E10
VDDQ_F1
VDDQ_F3
VDDQ_F12
VDDQ_F14
VDDQ_G2
VDDQ_G13
VDDQ_H3
VDDQ_H12
VDDQ_K3
VDDQ_K12
VDDQ_L2
VDDQ_L13
VDDQ_M1
VDDQ_M3
VDDQ_M12
VDDQ_M14
VDDQ_N5
VDDQ_N10
VDDQ_P1
VDDQ_P3
VDDQ_P12
VDDQ_P14
VDDQ_T1
VDDQ_T3
VDDQ_T12
VDDQ_T14
VDD_C10
VDD_D11
VDD_G11
VDD_G14
VDD_P11
VDD_R10
VSSQ_A1
VSSQ_A3
VSSQ_A12
VSSQ_A14
VSSQ_C1
VSSQ_C3
VSSQ_C4
VSSQ_C11
VSSQ_C12
VSSQ_C14
VSSQ_E1
VSSQ_E3
VSSQ_E12
VSSQ_E14
VSSQ_F5
VSSQ_F10
VSSQ_H2
VSSQ_H13
VSSQ_K2
VSSQ_K13
VSSQ_M5
VSSQ_M10
VSSQ_N1
VSSQ_N3
VSSQ_N12
VSSQ_N14
VSSQ_R1
VSSQ_R3
VSSQ_R4
VSSQ_R11
VSSQ_R12
VSSQ_R14
VSSQ_V1
VSSQ_V3
VSSQ_V12
VSSQ_V14
VSS_B10
VSS_D10
VSS_G10
VSS_H14
VSS_K14
VSS_P10
VSS_T10
VDD_C5
VDD_G1
VDD_G4
VDD_L11
VDD_L14
VDD_R5
VSS_B5
VSS_G5
VSS_H1
VSS_K1
VSS_L10
VSS_T5
3
2
C
OMPONENTS SHOWN ARE EXAMPLES ONLY
AND AR E NOT NECESSARILY QUALIFIED
+MVDD
B1
B3
B12
B14
D1
D3
D12
D14
E5
E10
F1
F3
F12
F14
G2
G13
H3
H12
K3
K12
L2
L13
M1
M3
M12
M14
N5
N10
P1
P3
P12
P14
T1
T3
T12
T14
C5
C10
D11
G1
G4
G11
G14
L1
VDD_L1
L4
VDD_L4
L11
L14
P11
R5
R10
A1
A3
A12
A14
C1
C3
C4
C11
C12
C14
E1
E3
E12
E14
F5
F10
H2
H13
K2
K13
M5
M10
N1
N3
N12
N14
R1
R3
R4
R11
R12
R14
V1
V3
V12
V14
B5
B10
D10
G5
G10
H1
H14
K1
K14
L5
VSS_L5
L10
P10
T5
T10
MAA1_[8..0](75,80) MAA1_[8..0](75,80)
WCKA1_1(75,80)
WCKA1B_1(75,80)
WCKA1_0(75,80)
WCKA1B_0(75,80)
EDCA1_1(75)
EDCA1_2(75)
DDBIA1_1(75)
DDBIA1_2(75)
CASA1B(75,80)
RASA1B(75,80)
CKEA1(75,80)
CLKA1B(75,80)
CLKA1(75,80)
WEA1B(75,80)
CSA1B_0(75,80)
ZQ_B0
RG252
DRAM_RST_A(75,80)
O
ptionalOptional
RG253
+MVDD
RG254
CG227
RG255
+MVDD
RG256
CG228
RG257
+MVDD
RG258
CG229
ADBIA1(75,80)
DQA1_11
11
DQA1_9
9
DQA1_10
10
DQA1_8
8
DQA1_15
15
DQA1_13
13
DQA1_12
12
DQA1_14
14
DQA1_18
18
DQA1_22
22
DQA1_19
19
DQA1_21
21
DQA1_16
16
DQA1_23
23
DQA1_17
17
DQA1_20
20
MAA1_8 MAA1_8
8
MAA1_0
0
MAA1_1
1
MAA1_3
3
MAA1_2
2
MAA1_5
5
MAA1_4
4
MAA1_6
6
MAA1_7
7
+MVDD
+MVDD
ZQ_B0ZQ_A0
1%
I-DISR0402_N
120R
6
+MVDD
R0402_N1%
NI
2.37K
R0402_N1%
NI
2.49K
6
1uF 6.3V 10%
I-DIS
X7RC0402_N
R0402_N1%
NI
2.37K
R0402_N1%
NI
2.49K
1uF 6.3V 10%
X7RC0402_N
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
6
1%
I-DISR0402_N
6
1%
I-DISR0402_N
I-DIS
I-DIS
M2
M4
N2
N4
T2
T4
V2
V4
M13
M11
N13
N11
T13
T11
V13
V11
F13
F11
E13
E11
B13
B11
A13
A11
F2
F4
E2
E4
B2
B4
A2
A4
J5
K4
K5
K10
K11
H10
H11
H5
H4
D4
D5
P4
P5
R2
R13
C13
C2
P2
P13
D13
D2
G3
L3
J3
J11
J12
G12
L12
J13
J10
J2
J1
A5
V5
A10
V10
J14
J4
DQ31__DQ7
DQ30__DQ6
DQ29__DQ5
DQ28__DQ4
DQ27__DQ3
DQ26__DQ2
DQ25__DQ1
DQ24__DQ0
DQ23__DQ15
DQ22__DQ14
DQ21__DQ13
DQ20__DQ12
DQ19__DQ11
DQ18__DQ10
DQ17__DQ9
DQ16__DQ8
DQ15__DQ23
DQ14__DQ22
DQ13__DQ21
DQ12__DQ20
DQ11__DQ19
DQ10__DQ18
DQ9__DQ17
DQ8__DQ16
DQ7__DQ31
DQ6__DQ30
DQ5__DQ29
DQ4__DQ28
DQ3__DQ27
DQ2__DQ26
DQ1__DQ25
DQ0__DQ24
RFU_A12_NC
A7_A8__A0_A10
A6_A11__A1_A9
A5_BA1__A3_BA3
A4_BA2__A2_BA0
A3_BA3__A5_BA1
A2_BA0__A4_BA2
A1_A9__A6_A11
A0_A10__A7_A8
WCK01__WCK23
WCK01#__WCK23#
WCK23__WCK01
WCK23#__WCK01#
EDC3__EDC0
EDC2__EDC1
EDC1__EDC2
EDC0__EDC3
DBI3#__DBI0#
DBI2#__DBI1#
DBI1#__DBI2#
DBI0#__DBI3#
RAS#__CAS#
CAS#__RAS#
CKE#
CK#
CK
CS#__WE#
WE#__CS#
ZQ
SEN
RESET#
MF
Vpp_NC
Vpp_NC1
VREFD1
VREFD2
VREFC
ABI#
UG6
VDDQ_B1
VDDQ_B3
VDDQ_B12
VDDQ_B14
VDDQ_D1
VDDQ_D3
VDDQ_D12
VDDQ_D14
VDDQ_E5
VDDQ_E10
VDDQ_F1
VDDQ_F3
VDDQ_F12
VDDQ_F14
VDDQ_G2
VDDQ_G13
VDDQ_H3
VDDQ_H12
VDDQ_K3
VDDQ_K12
VDDQ_L2
VDDQ_L13
VDDQ_M1
VDDQ_M3
VDDQ_M12
VDDQ_M14
VDDQ_N5
VDDQ_N10
VDDQ_P1
VDDQ_P3
VDDQ_P12
VDDQ_P14
VDDQ_T1
VDDQ_T3
VDDQ_T12
VDDQ_T14
VDD_G11
VDD_G14
VSSQ_A1
VSSQ_A3
VSSQ_A12
VSSQ_A14
VSSQ_C1
VSSQ_C3
VSSQ_C4
VSSQ_C11
VSSQ_C12
VSSQ_C14
VSSQ_E1
VSSQ_E3
VSSQ_E12
VSSQ_E14
VSSQ_F5
VSSQ_F10
VSSQ_H2
VSSQ_H13
VSSQ_K2
VSSQ_K13
VSSQ_M5
VSSQ_M10
VSSQ_N1
VSSQ_N3
VSSQ_N12
VSSQ_N14
VSSQ_R1
VSSQ_R3
VSSQ_R4
VSSQ_R11
VSSQ_R12
VSSQ_R14
VSSQ_V1
VSSQ_V3
VSSQ_V12
VSSQ_V14
VSS_G10
VDD_C10
VDD_D11
VDD_L11
VDD_L14
VDD_P11
VDD_R10
VSS_B10
VSS_D10
VSS_H14
VSS_K14
VSS_L10
VSS_P10
VSS_T10
+MVDD
+MVDD
RG267
RG266
DQA1_[31..0](75,80)
+MVDD
+MVDD
+MVDD
M2
DQ31__DQ7
M4
DQ30__DQ6
N2
DQ29__DQ5
N4
DQ28__DQ4
T2
DQ27__DQ3
T4
DQ26__DQ2
V2
DQ25__DQ1
V4
CLKA1
+MVDD
+MVDD
CLKA1B
DQ24__DQ0
M13
DQ23__DQ15
M11
DQ22__DQ14
N13
DQ21__DQ13
N11
DQ20__DQ12
T13
DQ19__DQ11
T11
DQ18__DQ10
V13
DQ17__DQ9
V11
DQ16__DQ8
F13
DQ15__DQ23
F11
DQ14__DQ22
E13
DQ13__DQ21
E11
DQ12__DQ20
B13
DQ11__DQ19
B11
DQ10__DQ18
A13
DQ9__DQ17
A11
DQ8__DQ16
F2
DQ7__DQ31
F4
DQ6__DQ30
E2
DQ5__DQ29
E4
DQ4__DQ28
B2
DQ3__DQ27
B4
DQ2__DQ26
A2
DQ1__DQ25
A4
DQ0__DQ24
J5
RFU_A12_NC
K4
A7_A8__A0_A10
K5
A6_A11__A1_A9
K10
A5_BA1__A3_BA3
K11
A4_BA2__A2_BA0
H10
A3_BA3__A5_BA1
H11
A2_BA0__A4_BA2
H5
A1_A9__A6_A11
H4
A0_A10__A7_A8
D4
WCK01__WCK23
D5
WCK01#__WCK23#
P4
WCK23__WCK01
P5
WCK23#__WCK01#
R2
EDC3__EDC0
R13
EDC2__EDC1
C13
EDC1__EDC2
C2
EDC0__EDC3
P2
DBI3#__DBI0#
P13
DBI2#__DBI1#
D13
DBI1#__DBI2#
D2
DBI0#__DBI3#
G3
RAS#__CAS#
L3
CAS#__RAS#
J3
CKE#
J11
CK#
J12
CK
G12
CS#__WE#
L12
WE#__CS#
ZQ_B1
J13
ZQ
J10
SEN
J2
RESET#
J1
MF
A5
Vpp_NC
V5
Vpp_NC1
A10
VREFD1
V10
VREFD2
J14
VREFC
J4
ABI#
DQA1_29
29
DQA1_28
28
DQA1_30
30
DQA1_26
26
DQA1_25
25
DQA1_27
27
DQA1_31
31
DQA1_24
M
F = 0
WCKA1_0(75,80)
WCKA1B_0(75,80)
WCKA1_1(75,80)
WCKA1B_1(75,80)
EDCA1_3(75)
EDCA1_0(75)
RASA1B(75,80)
CASA1B(75,80)
60.4R
60.4R
CKEA1(75,80)
CLKA1B(75,80)
CLKA1(75,80)
CSA1B_0(75,80)
WEA1B(75,80)
ZQ_B1
24
DQA1_2
2
DQA1_0
0
DQA1_1
1
DQA1_3
3
DQA1_6
6
DQA1_4
4
DQA1_5
5
DQA1_7
7
8
MAA1_7
7
MAA1_6
6
MAA1_5
5
MAA1_4
4
MAA1_3
3
MAA1_2
2
MAA1_1
1
MAA1_0
0
DDBIA1_3(75)
DDBIA1_0(75)
1%
I-DIS
1%
I-DIS
1%
I-DISR0402_N
120R
RG259
6
DRAM_RST_A(75,80)
O
ptional
RG260
RG261
CG230
RG262
RG263
CG231
RG264
RG265
CG232
I-DIS
I-DIS
I-DIS
ADBIA1(75,80)
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
2.37K
2.49K
1uF 6.3V 10%
X7RC0402_N
R0402_N1%
NI
R0402_N1%
NI
6
NI
R0402_N1%
R0402_N1%
NI
6
1%
I-DISR0402_N
6
I-DISR0402_N
1%
B1
B3
B12
B14
D1
D3
D12
D14
E5
E10
F1
F3
F12
F14
G2
G13
H3
H12
K3
K12
L2
L13
M1
M3
M12
M14
N5
N10
P1
P3
P12
P14
T1
T3
T12
T14
C5
VDD_C5
C10
D11
G1
VDD_G1
G4
VDD_G4
G11
G14
L1
VDD_L1
L4
VDD_L4
L11
L14
P11
R5
VDD_R5
R10
A1
A3
A12
A14
C1
C3
C4
C11
C12
C14
E1
E3
E12
E14
F5
F10
H2
H13
K2
K13
M5
M10
N1
N3
N12
N14
R1
R3
R4
R11
R12
R14
V1
V3
V12
V14
B5
VSS_B5
B10
D10
G5
VSS_G5
G10
H1
VSS_H1
H14
K1
VSS_K1
K14
L5
VSS_L5
L10
P10
T5
VSS_T5
T10
1
VDDQ_B1
VDDQ_B3
VDDQ_B12
VDDQ_B14
VDDQ_D1
VDDQ_D3
VDDQ_D12
VDDQ_D14
VDDQ_E5
VDDQ_E10
VDDQ_F1
VDDQ_F3
VDDQ_F12
VDDQ_F14
VDDQ_G2
VDDQ_G13
VDDQ_H3
VDDQ_H12
VDDQ_K3
VDDQ_K12
VDDQ_L2
VDDQ_L13
VDDQ_M1
VDDQ_M3
VDDQ_M12
VDDQ_M14
VDDQ_N5
VDDQ_N10
VDDQ_P1
VDDQ_P3
VDDQ_P12
VDDQ_P14
VDDQ_T1
VDDQ_T3
VDDQ_T12
VDDQ_T14
VDD_C10
VDD_D11
VDD_G1
VDD_G4
VDD_G11
VDD_G14
VDD_L11
VDD_L14
VDD_P11
VDD_R10
VSSQ_A1
VSSQ_A3
VSSQ_A12
VSSQ_A14
VSSQ_C1
VSSQ_C3
VSSQ_C4
VSSQ_C11
VSSQ_C12
VSSQ_C14
VSSQ_E1
VSSQ_E3
VSSQ_E12
VSSQ_E14
VSSQ_F5
VSSQ_F10
VSSQ_H2
VSSQ_H13
VSSQ_K2
VSSQ_K13
VSSQ_M5
VSSQ_M10
VSSQ_N1
VSSQ_N3
VSSQ_N12
VSSQ_N14
VSSQ_R1
VSSQ_R3
VSSQ_R4
VSSQ_R11
VSSQ_R12
VSSQ_R14
VSSQ_V1
VSSQ_V3
VSSQ_V12
VSSQ_V14
VSS_B10
VSS_D10
VSS_G5
VSS_G10
VSS_H14
VSS_K14
VSS_L10
VSS_P10
VSS_T10
+MVDD
B1
B3
B12
B14
D1
D3
D12
D14
E5
E10
F1
F3
F12
F14
G2
G13
H3
H12
K3
K12
L2
L13
M1
M3
M12
M14
N5
N10
P1
P3
P12
P14
T1
T3
T12
T14
C5
VDD_C5
C10
D11
G1
G4
G11
G14
L1
VDD_L1
L4
VDD_L4
L11
L14
P11
R5
VDD_R5
R10
A1
A3
A12
A14
C1
C3
C4
C11
C12
C14
E1
E3
E12
E14
F5
F10
H2
H13
K2
K13
M5
M10
N1
N3
N12
N14
R1
R3
R4
R11
R12
R14
V1
V3
V12
V14
B5
VSS_B5
B10
D10
G5
G10
H1
VSS_H1
H14
K1
VSS_K1
K14
L5
VSS_L5
L10
P10
T5
VSS_T5
T10
UG7
S
D
ecoupling caps for single-sided configuration
1 x 10uF per DRAM
8
x 1uF per DRAM
+MVDD
8 x 0.1uF per DRAM
A A
G192
G191
C
C
10UF 10V 10%
I-DIS
I-DIS
0.1uF 6.3V 10%
G219
C
I-DIS
1uF 6.3V 10%
G195
G196
G194
G193
C
C
C
I-DIS
0.1uF 6.3V 10%
G220
C
I-DIS
1uF 6.3V 10%
C
I-DIS
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
0.1uF 6.3V 10%
G221
G223
G222
C
C
C
I-DIS
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
G199
G197
CG198
C
C
G224
C
I-DIS
0.1uF 6.3V 10%
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
G226
C
CG225
I-DIS
I-DIS
I-DIS
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
5
+MVDD
G200
C
G201
C
10UF 10V 10%
I-DIS
I-DIS
G271
C
G204
G205
G203
G202
C
C
C
1uF 6.3V 10%
I-DIS
G273
C
I-DIS
0.1uF 6.3V 10%
C
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
I-DIS
I-DIS
G269
G272
G266
C
C
C
I-DIS
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
0.1uF 6.3V 10%
G208
G207
G206
C
C
C
1uF 6.3V 10%
G270
C
I-DIS
0.1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
I-DIS
I-DIS
G267
G268
C
C
I-DIS
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
0.1uF 6.3V 10%
4
titching caps OPTION for MEM signals that have a change of reference plane voltage.
Add stitching caps when required, one cap per two signals.
+MVDD
G211
G210
G209
C
C
C
0UF 10V 10%
1uF 6.3V 10%
1
I-DIS
I-DIS
I-DIS
G279
C
3
G213
G214
G212
C
C
C
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
I-DIS
I-DIS
G277
G281
G274
C
C
C
I-DIS
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
0.1uF 6.3V 10%
G217
G215
C
1uF 6.3V 10%
I-DIS
G280
C
I-DIS
0.1uF 6.3V 10%
G218
G216
C
C
C
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
I-DIS
G275
G278
C
C
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
0.1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
G276
C
I-DIS
0.1uF 6.3V 10%
S
titching caps OPTION for MEM signals that have a change of reference plane voltage.
Add stitching caps when required, one cap per two signals.
+MVDD
G290
C
10UF 10V 10%
I-DIS
I-DIS
G295
G292
G293
C
I-DIS
G296
C
C
C
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
I-DIS
I-DIS
G287
G285
G289
C
C
C
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
2
G298
G299
G294
G297
G291
C
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
G282
C
I-DIS
0.1uF 6.3V 10%
C
C
C
C
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
1uF 6.3V 10%
I-DIS
I-DIS
I-DIS
I-DIS
G284
G286
G288
C
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
G283
C
C
C
I-DIS
I-DIS
I-DIS
0.1uF 6.3V 10%
0.1uF 6.3V 10%
0.1uF 6.3V 10%
Size
Size
Size
Custom
Custom
Custom
Date: Sheet
Date: Sheet of
Date: Sheet
itle:
Title:
Title:
T
VRAM (GDDR5)
VRAM (GDDR5)
VRAM (GDDR5)
1
P
Project:
Project:
roject:
Engineer :
Engineer :
Engineer :
330S-KBL Series
Luffy
Luffy
Luffy
80
f
80 81Tuesday, September 26, 2017
80 81Tuesday, September 26, 2017
of
o
Re v
Re v
Re v
V01
V01
V01
81Tuesday, September 26, 2017
Page 81
Vinafix.com
5
D D
C C
4
3
2
1
B B
A A
330S-KBL Series
P
P
P
roject:
roject:
roject:
Luffy
Luffy
Luffy
E
E
E
ngineer:
ngineer:
Size
S
S
ize
ize
D
D
D
Date: Sheet o
Date: Sheetof
5
4
3
2
Date: Sheetof
ngineer:
Title:
T
T
itle:
itle:
RSVD
RSVD
RSVD
1
Rev
R
R
ev
ev
V01
V01
V01
81
81 81Tuesday, September 26, 2017
81
f
81Tuesday, September 26, 2017
81Tuesday, September 26, 2017
Loading...