Lattice ispLSI, pLSI 1032E User Manual

查询ISP1032E供应商查询ISP1032E供应商

• HIGH DENSITY PROGRAMMABLE LOGIC
— 6000 PLD Gates

— 64 I/O Pins, Eight Dedicated Inputs
— 192 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

• HIGH PERFORMANCE E
—

fmax = 125 MHz Maximum Operating Frequency

— tpd = 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power

• ispLSI OFFERS THE FOLLOWING ADDED FEATURES
— In-System Programmable (ISP™) 5-Volt Only
— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine Glue

Logic and Structured Designs
— Enhanced Pin Locking Capability
— Four Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to

Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispLSI DEVELOPMENT TOOLS
ispVHDL™ Systems

— VHDL/Verilog-HDL/Schematic Design Options
— Functional/Timing/VHDL Simulation Options

ispDS™ Software
— Lattice HDL or Boolean Logic Entry

— Functional Simulator and Waveform Viewer
ispDS+™ HDL Synthesis-Optimized Logic Fitter
— Supports Leading Third-Party Design Environments

for Schematic Capture, Synthesis and Timing

Simulation
— Static Timing Analyzer
ISP Daisy Chain Download Software

2

CMOS® TECHNOLOGY

ispLSI® and pLSI® 1032E

High-Density Programmable Logic

Functional Block DiagramFeatures

Output Routing Pool

D7 D6 D5 D4 D3 D2 D1 D0

GLB

C7
C6
C5
C4
C3
C2

Output Routing Pool

C1
C0

CLK

0139A(A1)-isp

A0
A1
A2
A3
A4
A5

Output Routing Pool

A6

Global Routing Pool (GRP)

A7

B0 B1 B2 B3 B4 B5 B6 B7

Output Routing Pool

Logic
Array

DQ

DQ

DQ

DQ

Description

The ispLSI and pLSI 1032E are High Density Program­mable Logic Devices containing 192 Registers, 64
Universal I/O pins, eight Dedicated Input pins, four Dedi­cated Clock Input pins and a Global Routing Pool (GRP).
The GRP provides complete interconnectivity between
all of these elements. The ispLSI 1032E features 5-Volt
in-system programmability and in-system diagnostic ca­pabilities. The ispLSI 1032E device offers non-volatile
reprogrammability of the logic, as well as the intercon­nects to provide truly reconfigurable systems. It is
architecturally and parametrically compatible to the pLSI
1032E device, but multiplexes four input pins to control
in-system programming. A functional superset of the
ispLSI and pLSI 1032 architecture, the ispLSI and pLSI
1032E devices add two new global output enable pins.

The basic unit of logic on the ispLSI and pLSI 1032E
devices is the Generic Logic Block (GLB). The GLBs are
labeled A0, A1…D7 (see Figure 1). There are a total of 32
GLBs in the ispLSI and pLSI 1032E devices. Each GLB
has 18 inputs, a programmable AND/OR/Exclusive OR
array, and four outputs which can be configured to be
either combinatorial or registered. Inputs to the GLB
come from the GRP and dedicated inputs. All of the GLB
outputs are brought back into the GRP so that they can
be connected to the inputs of any GLB on the device.

Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. July 1997
Tel. [phone]; 1-800-LATTICE; FAX [phone]; http://www.latticesemi.com

1032E_05

1

Specifications ispLSI and pLSI 1032E

Functional Block Diagram

Figure 1. ispLSI and pLSI 1032E Functional Block Diagram

I/O 63

I/O 62

I/O 61

I/O 60

I/O 59

I/O 58

I/O 57

I/O 56

I/O 55

RESET

Input Bus

Generic

Logic Blocks

(GLBs)

I/O 0
I/O 1
I/O 2
I/O 3

I/O 4
I/O 5
I/O 6
I/O 7

I/O 8

I/O 9
I/O 10
I/O 11

I/O 12
I/O 13
I/O 14
I/O 15

*SDI/IN 0

*MODE/IN 1

Megablock

*ispEN/NC

*ISP Control Functions for ispLSI 1032E Only

A7

A6

A5

A4

A3

lnput Bus

A2

Output Routing Pool (ORP)

A1

A0

*SDO/IN 2

B0 B1 B2 B3 B4 B5 B6 B7

I/O 16

I/O 17

*SCLK/IN 3

Output Routing Pool (ORP)

D7 D6 D5 D4 D3 D2 D1 D0

Global

Routing

Pool

(GRP)

Output Routing Pool (ORP)

Input Bus

I/O 18

I/O 19

I/O 20

I/O 21

I/O 22

I/O 23

I/O 24

I/O 25

I/O 26

I/O 54

I/O 27

I/O 53

I/O 52

I/O 28

I/O 29

I/O 51

I/O 30

I/O 50

I/O 31

I/O 49

I/O 48

IN 7

IN 6

C7

C6

C5

C4

C3

C2

Output Routing Pool (ORP)

C1

C0

CLK 0
CLK 1

Clock

Network

Y0Y1Y2

Y3

CLK 2
IOCLK 0
IOCLK 1

Distribution

lnput Bus

GOE 1/IN 5
GOE 0/IN 4

I/O 47
I/O 46
I/O 45
I/O 44

I/O 43
I/O 42
I/O 41
I/O 40

I/O 39
I/O 38
I/O 37
I/O 36

I/O 35
I/O 34
I/O 33
I/O 32

The devices also have 64 I/O cells, each of which is
directly connected to an I/O pin. Each I/O cell can be
individually programmed to be a combinatorial input,
registered input, latched input, output or bi-directional
I/O pin with 3-state control. The signal levels are TTL
compatible voltages and the output drivers can source 4
mA or sink 8 mA. Each output can be programmed
independently for fast or slow output slew rate to mini­mize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one
ORP are connected together to make a Megablock (see
figure 1). The outputs of the eight GLBs are connected to
a set of 16 universal I/O cells by the ORP. Each ispLSI
and pLSI 1032E device contains four Megablocks.

The GRP has, as its inputs, the outputs from all of the
GLBs and all of the inputs from the bi-directional I/O cells.
All of these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.

Clocks in the ispLSI and pLSI 1032E devices are se­lected using the Clock Distribution Network. Four
dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into
the distribution network, and five clock outputs (CLK 0,
CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to
route clocks to the GLBs and I/O cells. The Clock Distri­bution Network can also be driven from a special clock
GLB (C0 on the ispLSI and pLSI 1032E devices). The
logic of this GLB allows the user to create an internal
clock from a combination of internal signals within the
device.

2

Specifications ispLSI and pLSI 1032E

Absolute Maximum Ratings

1

Supply Voltage Vcc...................................-0.5 to +7.0V

Input Voltage Applied........................ -2.5 to VCC +1.0V

Off-State Output Voltage Applied ..... -2.5 to VCC +1.0V

Storage Temperature................................ -65 to 150°C

Case Temp. with Power Applied .............. -55 to 125°C

Max. Junction Temp. (TJ) with Power Applied ... 150°C

1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional
operation of the device at these or at any other conditions above those indicated in the operational sections of this specification
is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

V
V

V

CC

IL
IH

SYMBOL

Supply Voltage

Input Low Voltage
Input High Voltage

PARAMETER

Commercial
Industrial

TA = 0°C to + 70°C

= -40°C to + 85°C

T

A

MIN. MAX. UNITS

4.75

4.5
0

2.0

5.25

5.5

0.8

V

+1

cc

Table 2-0005/1032E

V
V
V
V

Capacitance (TA=25oC, f=1.0 MHz)

SYMBOL

C

1

C

2

(Commercial/Industrial)
Y0 Clock Capacitance

PARAMETER

Data Retention Specifications

PARAMETER

Data Retention
ispLSI Erase/Reprogram Cycles
pLSI Erase/Reprogram Cycles

UNITSTYPICAL TEST CONDITIONS

8Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance

15

MINIMUM MAXIMUM UNITS

20

10000

100

pf

pf

–
–
–

V = 5.0V, V = 2.0V

CC

V = 5.0V, V = 2.0V

CC PIN

PIN

Table 2-0006/1032E

Years
Cycles
Cycles

Table 2-0008/1032E

3

Switching Test Conditions

Specifications ispLSI and pLSI 1032E

Input Pulse Levels
Input Rise and Fall Time

10% to 90%
Input Timing Reference Levels

Ouput Timing Reference Levels
Output Load

3-state levels are measured 0.5V from
steady-state active level.

GND to 3.0V

-125

Others

1.5V

1.5V

See Figure 2

≤ 2 ns
≤ 3 ns

Table 2-0003/1032E

Figure 2. Test Load

Device
Output

+ 5V

R

1

Test

Point

R

2

C

*

L

Output Load Conditions (see Figure 2)

TEST CONDITION R1 R2 CL

*

A 470Ω 390Ω 35pF

Active High

B

Active Low
Active High to Z

at V -0.5V

C

Active Low to Z
at V +0.5V

OH

OL

∞ 390Ω 35pF

470Ω 390Ω 35pF

∞ 390Ω 5pF

470Ω 390Ω 5pF

Table 2-0004/1032E

CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

–
–
–
–
–
–

–
190
190

3

0.4
–

-10

10

-150

-150

-200
–
–

Table 2-0007/1032E

µA
µA
µA
µA

mA
mA
mA

SYMBOL

V

OL

V

OH

I

IL

I

IH

I

IL-isp

I

IL-PU

1

I

OS

2, 4

I

CC

Output Low Voltage
Output High Voltage
Input or I/O Low Leakage Current
Input or I/O High Leakage Current
ispEN Input Low Leakage Current
I/O Active Pull-Up Current
Output Short Circuit Current

Operating Power Supply Current

PARAMETER

I = 8 mA

OL

I = -4 mA

OH

0V ≤ V ≤ V (Max.)

3.5V ≤ V ≤ V
0V ≤ V ≤ V
0V ≤ V ≤ V
V = 5V, V = 0.5V

CC OUT

V = 0.5V, V = 3.0V

IL

f = 1 MHz

CLOCK

1. One output at a time for a maximum duration of one second. V = 0.5V was selected to avoid test problems

CONDITION MIN. TYP. MAX. UNITS

–

2.4

IN IL

IN CC

IL

IN

IN IL

–
–
–
–
–

IH

OUT

Commercial
Industrial

–
–

by tester ground degradation. Characterized but not 100% tested.

2. Measured using eight 16-bit counters.

3. Typical values are at V = 5V and T = 25°C.

4. Maximum I varies widely with specific device configuration and operating frequency. Refer to the Power Consumption

CC

CC A

section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to
estimate maximum I .

CC

0213a

V
V

4

External Timing Parameters

Over Recommended Operating Conditions

Specifications ispLSI and pLSI 1032E

4

PARAMETER

t

pd1

t

pd2

f

max (Int.)

f

max (Ext.)

f

max (Tog.)

t

su1

t

co1

t

h1

t

su2

t

co2

t

h2

t

r1

t

rw1

t

ptoeen

t

ptoedis

t

goeen

t

goedis

t

wh – 18 External Synchronous Clock Pulse Duration, High 4.0 ns

t

wl

t

su3

t

h3

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

TEST

COND.

A 1 Data Propagation Delay, 4PT Bypass, ORP Bypass – 10.0 ns
A 2 Data Propagation Delay, Worst Case Path – ns
A 3 Clock Frequency with Internal Feedback 100 – MHz
– 4 Clock Frequency with External Feedback – MHz
– 5 Clock Frequency, Max. Toggle – MHz
– 6 GLB Reg. Setup Time before Clock,4 PT Bypass – ns

A 7 GLB Reg. Clock to Output Delay, ORP Bypass – ns
– 8 GLB Reg. Hold Time after Clock, 4 PT Bypass – ns
– 9 GLB Reg. Setup Time before Clock – ns

– 10 GLB Reg. Clock to Output Delay – ns
– 11 GLB Reg. Hold Time after Clock – ns
A 12 Ext. Reset Pin to Output Delay – ns
– 13 Ext. Reset Pulse Duration – ns
B 14 Input to Output Enable – ns
C 15 Input to Output Disable – ns
B 16 Global OE Output Enable – ns9.0
C 17 Global OE Output Disable – ns9.0

– 19 External Synchronous Clock Pulse Duration, Low 4.0 ns
– 20 I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3) – ns

– 21 I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3) – ns

2

DESCRIPTION#

( )

1
twh + tw1

1

3

1

( )

tsu2 + tco1

-125

MIN. MAX.

– 7.5

–

10.0

125 –

5.0
–

0.0

6.0
–

0.0

10.0

–

5.0

12.0

–

12.0

–
– 7.0
– 7.0

3.0

3.0

3.0

0.0

–
–
–

5.0
–
–

6.0
–

–

–
–

–
–

91.0
167

-100

MIN. MAX.

12.5

71.0
125

7.0

6.0

0.0

8.0

7.0

0.0

13.5

6.5

15.0

15.0

–
–

3.5

0.0

Table 2-0030A/1032E

UNITS

5

External Timing Parameters

Over Recommended Operating Conditions

Specifications ispLSI and pLSI 1032E

4

PARAMETER

t

pd1

t

pd2

f

max (Int.)

f

max (Ext.)

f

max (Tog.)

t

su1

t

co1

t

h1

t

su2

t

co2

t

h2

t

r1

t

rw1

t

ptoeen

t

ptoedis

t

goeen

t

goedis

t

wh – 18 External Synchronous Clock Pulse Duration, High 5.0 ns

t

wl

t

su3

t

h3

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-bit counter using GRP feedback.

4. Reference Switching Test Conditions section.

TEST

COND.

A 1 Data Propagation Delay, 4PT Bypass, ORP Bypass – 15.0 ns
A 2 Data Propagation Delay, Worst Case Path – ns
A 3 Clock Frequency with Internal Feedback 70.0 – MHz
– 4 Clock Frequency with External Feedback – MHz
– 5 Clock Frequency, Max. Toggle – MHz
– 6 GLB Reg. Setup Time before Clock,4 PT Bypass – ns

A 7 GLB Reg. Clock to Output Delay, ORP Bypass – ns
– 8 GLB Reg. Hold Time after Clock, 4 PT Bypass – ns
– 9 GLB Reg. Setup Time before Clock – ns

– 10 GLB Reg. Clock to Output Delay – ns
– 11 GLB Reg. Hold Time after Clock – ns
A 12 Ext. Reset Pin to Output Delay – ns
– 13 Ext. Reset Pulse Duration – ns
B 14 Input to Output Enable – ns
C 15 Input to Output Disable – ns
B 16 Global OE Output Enable – ns12.0
C 17 Global OE Output Disable – ns

– 19 External Synchronous Clock Pulse Duration, Low 5.0 ns
– 20 I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3) – ns

– 21 I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3) – ns

2

DESCRIPTION#

1

1

( )

twh + tw1

3

1

( )

tsu2 + tco1

-90

MIN. MAX.

– 10.0

–

12.5

90.0 –

69.0
125

–
–
–

7.5
–

6.0

0.0

–

8.5

–

–

7.0

0.0

–

–

13.5

6.5

–

–

15.0

–

15.0

USE 1032E-100 FOR

– 9.0
– 9.0 12.0

4.0

–

4.0

–

3.5 –

0.0 –

-80

MIN. MAX.

– 12.0

–

15.0

80.0 –

8.5

6.5

–

0.0

7.5

–

0.0

14.0

–

8.0

16.5

–

16.5

–
– 10.0
– 10.0

4.5

4.5

3.5

0.0

–
–
–

–
–

–

–

–
–

–
–

61.0
111

10.0

NEW DESIGNS

-70

MIN. MAX.

17.5

56.0
100

9.0

7.0

0.0

11.0

8.0

0.0

15.0

10.0

18.0

18.0

–
–

4.0

0.0

Table 2-0030B/1032E

UNITS

6