Memory Module Specification
KVR1333D3S4R9S/2GED
2GB 256M x 72-Bit PC3-10600 CL9 Registered w/Parity 240-Pin DIMM
DESCRIPTION:
This document describes ValueRAM's 256M x 72-bit (2GB) DDR3-1333 CL9 SDRAM (Synchronous DRAM) registered w/parity, single-rank memory module, based on eighteen 256M x 4-bit DDR3-1333 SDRAMs. The SPD is programmed to JEDEC standard latency 1333Mhz timing of 9-9-9 at 1.5V. This 240-pin DIMM uses gold contact fingers and requires +1.5V. The electrical and mechanical specifications are as follows:
FEATURES: |
DRAM Supported: |
||
|
|
JEDEC standard 1.5V ± 0.075V Power Supply |
Elpida D-Die |
|
|
||
|
|
|
|
VDDQ = 1.5V ± 0.075V 667MHz fCK for 1333Mb/sec/pin 8 independent internal bank
Programmable CAS Latency: 6,7,8,9 Posted CAS
Programmable Additive Latency: 0, CL - 2, or CL - 1 clock Programmable CAS Write Latency(CWL) = 7(DDR3-1333) 8-bit pre-fetch
Burst Length: 8 (Interleave without any limit, sequential with starting address “000” only), 4 with tCCD = 4 which does not allow seamless read or write [either on the fly using A12 or MRS]
Bi-directional Differential Data Strobe On-DIMM thermal sensor (Grade B)
Internal(self) calibration : Internal self calibration through ZQ pin (RZQ : 240 ohm ± 1%) On Die Termination using ODT pin
Average Refresh Period 7.8us at lower then TCASE 85°C, 3.9us at 85°C < TCASE . 95°C Asynchronous Reset
PCB : Height 1.180” (30.00mm), double sided component
PERFORMANCE:
|
CL(IDD) |
9 cycles |
|
||
|
Row Cycle Time (tRCmin) |
49.5ns (min.) |
|
||
|
Refresh to Active/Refresh Command Time (tRFCmin) |
110ns |
|
||
|
Row Active Time (tRASmin) |
36ns (min.) |
|
||
|
Power |
3.885 W (operating) |
|
||
|
UL Rating |
94 V - 0 |
|
||
|
Operating Temperature |
0o C to 85o C |
|
||
|
Storage Temperature |
-55o C to +100o C |
|
Document No. VALUERAM0911-001.A00 |
05/10/10 |
Page 1 |
ValueRAM
MODULE DIMENSIONS:
(units = millimeters)
Document No. VALUERAM0911-001.A00 |
Page 2 |