SWITCHING SPECIFICATIONS AT TA = 25°C ( VCC = 5V, IF = 7.5mA Unless otherwise noted )
PARAMETER SYM DEVICE MIN TYP MAX UNITS TEST CONDITION
Propagation Delay Time
to Logic Low at Output t
PHL
55 75 ns RL = 350Ω, CL = 15pF
( fig 1 )( note4 )
Propagation Delay Time
to Logic High at Output t
PLH
45 75 ns RL = 350Ω, CL = 15pF
( fig 1 )( note5 )
Propagation Delay Time
of Enable from VEH to V
EL
t
EHL
14 ns RL = 350Ω, CL = 15pF
( note6 ) VEL = 0V, VEH = 3V
Propagation Delay Time
of Enable from VEL to V
EH
t
ELH
25 ns RL = 350Ω, CL = 15pF
( note7 ) VEL = 0V, VEH = 3V
Common Mode Transient
Immunity at Logic High CMH6N137 10000 V/µs IF = 0mA, V
CM
= 50V
PP
Level Output ( fig 2 )( note8 ) ICPL2601 1000 10000 V/µs RL= 350Ω,VOH= 2Vmin.
Common Mode Transient
Immunity at Logic Low CML6N137 -10000 V/µs VCM= 50V
PP
Level Output ( fig 2 )( note9 ) ICPL2601 -1000 -10000 V/µs RL=350Ω,VOL=0.8Vmax.
NOTES:-
1 Bypassing of the power supply line is required, with a 0.01µF ceramic disc capacitor adjacent to
each isolator. The power supply bus for the isolator(s) should be seperate from the bus for any
active loads. Otherwise a larger value of bypass capacitor (up to 0.1µF) may be needed to supress
regenerative feedback via the power supply.
2 Peaking circuits may produce transient input currents up to 50mA, 50ns maximum pulse width,
provided average current does not exceed 20mA.
3 Device considered a two terminal device; pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7
and 8 shorted together.
4 The t
PHL
propagation delay is measured from the 3.75 mA level Low to High transition of the input
current pulse to the 1.5V level on the High to Low transition of the output voltage pulse.
5 The t
PLH
propagation delay is measured from the 3.75mA level High to Low transition of the input
current pulse to the 1.5V level on the Low to High transition of the output voltage pulse.
6 The t
EHL
enable input propagation delay is measured from the 1.5V level on the Low to High transition of
the enable input voltage pulse to the 1.5V level on the High to Low of the output voltage pulse.
7 The t
ELH
enable input propagation delay is measured from the 1.5V level on the High to Low transition of
the enable input voltage pulse to the 1.5V level on the Low to High of the output voltage pulse.
8 CM
H
is the maximum tolerable rate of rise of the common mode voltage to assure that the output
will remain in a high logic state (ie Vout > 2.0V).
9 CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output
will remain in a low logic state (ie Vout < 0.8V)
10 No external pull up is required for a high logic state on the enable input.
DB91063-AAS/A1