• Floating channel designed for bootstrap operation
Fully operational to +500V or +600V
Tolerant to negative transient voltage
dV/dt immune
• Gate drive supply range from 10 to 20V
• Undervoltage lockout for both channels
• 3.3V logic compatible
Separate logic supply range from 3.3V to 20V
Logic and power ground ±5V offset
• CMOS Schmitt-triggered inputs with pull-down
• Cycle by cycle edge-triggered shutdown logic
• Matched propagation delay for both channels
• Outputs in phase with inputs
Description
The IR2110/IR2113 are high voltage, high speed power
MOSFET and IGBT drivers with independent high and
low side referenced output channels. Proprietary HVIC
and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL output, down to
3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use
in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT
in the high side configuration which operates up to 500 or 600 volts.
Product Summary
V
OFFSET
(IR2113)600V max.
Delay Matching10 ns
(IR2110)500V max.
I
+/-2A / 2A
O
V
OUT
t
(typ.)120 & 94 ns
on/off
10 - 20V
Packages
14-Lead PDIP
IR2110/IR2113
16-Lead SOIC
IR2110S/IR2113S
Q
Typical Connection
HO
V
DD
HIN
SD
LIN
V
SS
V
CC
(Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical
connections only. Please refer to our Application Notes and DesignTips for proper circuit board layout.
www.irf.com1
V
DD
HIN
SD
LIN
V
SS
V
V
V
COM
LO
B
S
CC
up to 500V or 600V
TO
LOAD
IR2110/IR2113 (S)
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured
under board mounted and still air conditions. Additional information is shown in Figures 28 through 35.
SymbolDefinitionMin.Max.Units
V
B
V
S
V
HO
V
CC
V
LO
V
DD
V
SS
V
IN
dVs/dtAllowable offset supply voltage transient (figure 2)—50V/ns
P
D
R
THJA
T
J
T
S
T
L
High side floating supply voltage (IR2110)-0.3525
(IR2113)-0.3625
High side floating supply offset voltageVB - 25VB + 0.3
High side floating output voltageVS - 0.3V
Low side fixed supply voltage-0.325
Low side output voltage-0.3VCC + 0.3
Logic supply voltage-0.3VSS + 25
Logic supply offset voltageVCC - 25V
Logic input voltage (HIN, LIN & SD)VSS - 0.3V
Package power dissipation @ TA ≤ +25°C(14 lead DIP)—1.6
(16 lead SOIC)—1.25
Thermal resistance, junction to ambient(14 lead DIP)—75
(16 lead SOIC)—100
Junction temperature—150
Storage temperature-55150
Lead temperature (soldering, 10 seconds)—300
CC
DD
B
+ 0.3
+ 0.3
+ 0.3
V
W
°C/W
°C
Recommended Operating Conditions
The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the
recommended conditions. The VS and VSS offset ratings are tested with all supplies biased at 15V differential. Typical
ratings at other bias conditions are shown in figures 36 and 37.
SymbolDefinitionMin.Max.Units
V
B
V
S
V
HO
V
CC
V
LO
V
DD
V
SS
V
IN
T
A
Note 1: Logic operational for VS of -4 to +500V. Logic state held for VS of -4V to -VBS. (Please refer to the Design Tip
DT97-3 for more details).
Note 2: When V
2www.irf.com
High side floating supply absolute voltageVS + 10VS + 20
High side floating supply offset voltage (IR2110)Note 1500
(IR2113)Note 1600
High side floating output voltageV
Low side fixed supply voltage1020
Low side output voltage0VCC
Logic supply voltageVSS + 3VSS + 20
Logic supply offset voltage-5 (Note 2)5
Logic input voltage (HIN, LIN & SD)V
Ambient temperature-40125°C
< 5V, the minimum VSS offset is limited to -V
DD
DD.
S
SS
V
B
V
DD
V
IR2110/IR2113 (S)
Dynamic Electrical Characteristics
V
(VCC, VBS, VDD) = 15V, CL = 1000 pF, T
BIAS
electrical characteristics are measured using the test circuit shown in Figure 3.
SymbolDefinitionFigure Min. Typ. Max. Units Test Conditions
t
t
t
MTDelay matching, HS & LS turn-on/off———10Figure 5
Turn-on propagation delay7—120150VS = 0V
on
Turn-off propagation delay8—94125VS = 500V/600V
off
Shutdown propagation delay9—110140VS = 500V/600V
sd
t
Turn-on rise time10—2535
r
t
Turn-off fall time11—1725
f
Static Electrical Characteristics
V
(VCC, VBS, VDD) = 15V, T
BIAS
are referenced to V
referenced to COM and are applicable to the respective output leads: HO or LO.
and are applicable to all three logic input leads: HIN, LIN and SD. The VO and IO parameters are
SS
SymbolDefinitionFigure Min. Typ. Max. Units Test Conditions
V
V
V
OH
V
OL
I
LK
I
QBS
I
QCC
I
QDD
I
IN+
I
IN-
V
BSUV+VBS
V
BSUV-VBS
V
CCUV+VCC
V
CCUV-
I
O+
I
O-
Logic “1” input voltage129.5——
IH
Logic “0” input voltage13——6.0
IL
High level output voltage, V
Low level output voltage, V
Offset supply leakage current16——50VB=VS = 500V/600V
Quiescent VBS supply current17—125230V
Quiescent VCC supply current18—180340VIN = 0V or V
Quiescent VDD supply current19—1530VIN = 0V or V
Logic “1” input bias current20—2040VIN = V
Logic “0” input bias current21——1.0V
supply undervoltage positive going227.58.69.7
threshold
supply undervoltage negative going237.08.29.4
threshold
supply undervoltage positive going247.48.59.6
threshold
VCC supply undervoltage negative going257.08.29.4
threshold
Output high short circuit pulsed current262.02.5—VO = 0V, VIN = V
= 25°C and VSS = COMunless otherwise specified. The VIN, VTH and IIN parameters
A
BIAS
O
= 25°C and VSS = COM unless otherwise specified. The dynamic
A
ns
µA
V
V
IN
A
PW ≤ 10 µs
PW ≤ 10 µs
- V
O
14——1.2IO = 0A
15——0.1IO = 0A
= 0V or V
DD
= 0V
IN
DD
DD
DD
DD
www.irf.com3
IR2110/IR2113 (S)
Functional Block Diagram
V
DD
HIN
SD
LIN
V
RSQ
RSQ
SS
VDD/V
LEVEL
SHIFT
VDD/V
LEVEL
SHIFT
CC
PULSE
GEN
CC
Lead Definitions
Symbol Description
V
DD
HINLogic input for high side gate driver output (HO), in phase
SDLogic input for shutdown
LINLogic input for low side gate driver output (LO), in phase
V
SS
V
B
HOHigh side gate drive output
V
S
V
CC
LOLow side gate drive output
COMLow side return
Logic supply
Logic ground
High side floating supply
High side floating supply return
Low side supply
HV
LEVEL
SHIFT
UV
DETECT
PULSE
FILTER
DETECT
UV
DELAY
RQ
R
S
V
B
HO
V
S
V
CC
LO
COM
Lead Assignments
14 Lead PDIP 16 Lead SOIC (Wide Body)
IR2110/IR2113 IR2110S/IR2113S
Part Number
4www.irf.com
IR2110/IR2113 (S)
10%10%
HOLO
HV =10 to 500V/600V
<50V/ns
Figure 1. Input/Output Timing DiagramFigure 2. Floating Supply Voltage Transient Test Circuit
HIN
50%
50%
LIN
(0 to 500V/600V)
t
on
t
r
90%90%
t
off
t
f
HO
LO
Figure 3. Switching Time Test CircuitFigure 4. Switching Time Waveform Definition