intersil ISL4089 DATA SHEET

查询ISL4089IBZ供应商
®
Data Sheet June 28, 2006
DC-Restored Video Amplifier
The ISL4089 is complete DC-restored monolithic video amplifier sub-system. It contains a high performance video amplifier and a nulling, sample-and-hold amplifier designed to establish a programmable DC output level.
When the HOLD logic input “0” is applied the DC restore function is active. The sample-and-hold amplifier loop is closed and used to null the DC offset of the video amplifier. This can occur during sync, or, at any time that a black level is expected. When the HOLD input “1” is applied, the correcting voltage is stored on the video amplifier’s input coupling capacitor. This condition must be true during active video. The restored DC voltage level can be adjusted using an external reference voltage applied to the V
The device operates from a single +5V supply and is ideal for +5V only systems when used with a sync separator, such as the EL1883.
The ISL4089 is intended to directly replace the EL4089 only in certain applications. This direct replacement requires that the single positive supply is no higher than +5.5V and that no part of the clamped output goes below ground. The NC on pin 6 is not internally connected, so it can be connected to the -5V pin in existing EL4089 applications.
REF
pin.
FN6192.1
Features
• Complete video level DC-restoration system
• 0.03% differential gain and 0.05° differential phase accuracy
• 300MHz -3dB small signal bandwidth at AV = 1
• 150MHz -3dB small signal bandwidth at A
V
= 2
• 300V/µs Slew Rate
• 0.1dB flatness to 80MHz
• +5V single supply operation
• TTL/CMOS compatible hold signal
• Pb-free plus anneal available (RoHS compliant)
Applications
• Input amplifier in video equipment
• DC-restoration amplifier in video mixers
Related Documents
• AN1261: ISL4089EVAL1 User’s Guide
• AN1089: EL4089 and EL4390 DC-Restored Video Amplifier
The ISL4089 is specified for operation over -40°C to +85°C temperature range.
Pinout
ISL4089
(8 Ld SOIC)
TOP VIEW
V+
IN-
IN-
IN+
IN+
V
V
REF
REF
HOLD
HOLD
-
-
-
+
+
+
-
-
-
+
+
+
V+
V
V
OUT
OUT
N/C
N/C
GND
GND
Ordering Information
PART
PART NUMBER
ISL4089IBZ (See Note)
ISL4089IBZ-T7 (See Note)
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
MARKING
4089IBZ - 8 Ld SO
4089IBZ 7” 8 Ld SO
TAPE &
REEL PACKAGE
(Pb-free)
(Pb-free)
PKG.
DWG. #
MDP0027
MDP0027
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
All other trademarks mentioned are the property of their respective owners.
Copyright © Intersil Americas Inc. 2006. All Rights Reserved.
ISL4089
Absolute Maximum Ratings (T
Voltage between V+ and GND. . . . . . . . . . . . . . . . . . . . . . . . . . 5.5V
Voltage between IN+, IN-, HOLD, V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND -0.5;V+ +0.5V
Supply Turn-on Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . 1V/µs
REF
= 25°C)
A
and GND
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C
Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C
Operating Junction Temperature . . . . . . . . . . . . . . .-40°C to +125°C
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
Digital and Analog Input Current (Note 1) . . . . . . . . . . . . . . . . 50mA
Output Current (Continuous) . . . . . . . . . . . . . . . . . . . . . . . . . . 60mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7). . . .3000V
Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .250V
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = T
DC Electrical Specifications V+ = +5V, Load = 1k; T
A
= +25°C
A
PARAMETER DESCRIPTION CONDITION MIN TYP MAX UNIT
AMPLIFIER SECTION (HOLD = 5V)
Ib+ IN+ Input Bias Current V Ib- IN- Input Bias Current V A
VOL
V
OUT+
V
OUT-
I
SC
Open Loop Gain 60 dB High Output Level RL = 1k 3.5 V Low Output Level IL = 0mA 5 mV Short Circuit Current 100 mA
= 2.5V -7 20 µA
IN+
= 1.3V -30 -1 µA
IN-
RESTORE SECTION
V
, Comp Composite Input Offset Voltage V
OS
I
OUT
Restoring Current Available 300 µA
= 0V to +2.5V 10 15 mV
REF
PSRR Power Supply Rejection Ratio V+ = 5V to 6V 70 90 dB Ib V
REF
V
Input Bias Current V
REF
= +2.5V -0.8 -0.5 -0.2 µA
REF
VH HOLD HOLD Logic Input Low 0.8 V V
HOLD HOLD Logic Input High 2.0 V
L
I
, Hold HOLD Input Current @ Logic High V
IH
, Hold HOLD Input Current @ Logic Low V
I
IL
I
S
Supply Current V
= 5V -15 30 µA
HOLD
= 0V -5 5 µA
HOLD
= 0V 17 20 23 mA
HOLD
AC Electrical Specifications V
= +5V, V
S
= 0VDC, RL = 150Ω, RF and RG = 475; AV = 2, TA= +25°C.
REF
PARAMETER DESCRIPTION CONDITION MIN TYP MAX UNITS
AMPLIFIER SECTION
SR Slew Rate; 2V tr, tf Output Rise and Fall Times V tpd Propagation Delay, IN+ to Output V
-3dB BW Small Signal; Unity Gain R
Large Signal; Unity Gain R
Small Signal; A Large Signal; A
, 20% to 80% 300 V/µs
P-P
= 0.2Vp-p; 10% to 90% 3.2 ns
OUT
= 0.2V; 10% to 10% 0.3 ns
OUT
= 0; RG = inf.; CL = 0.6pF,
F
V
= 0.2V
OUT
= 0; RG = inf.; CL = 0.6pF,
F
V
= 2V
OUT
= +2 CL = 0.6pF, V
V
= +2 CL = 0.6pF, V
V
P-P
P-P
OUT OUT
= 0.2V = 2V
P-P
P-P
300 MHz
95 MHz
150 MHz
85 MHz
2
FN6192.1
June 28, 2006
ISL4089
AC Electrical Specifications V
= +5V, V
S
= 0VDC, RL = 150Ω, RF and RG = 475; AV = 2, TA= +25°C. (Continued)
REF
PARAMETER DESCRIPTION CONDITION MIN TYP MAX UNITS
0.1dB BW 0.1dB Gain Flatness; Unity Gain RF = 0; RG = inf.; CL = 0.6pF V
= 0.2V
0.1dB Gain Flatness; A
OUT
R
= 0; RG = inf.; CL = 0.6pF
F
V
OUT
= +2 CL = 0.6pF, V
V
CL = 0.6pF, V
= 2V
P-P
P-P
OUT OUT
= 0.2V = 2V
P-P
P-P
70 MHz
60 MHz
80 MHz
50 MHz dG Differential Gain Error NTC-7, Restore on sync tip 0.03 % dP Differential Phase Error NTC-7, Restore on sync tip 0.05 °
RESTORE SECTION
T
HE
T
HD
Time to Enable Hold; 50% to 50% HOLD input 0V to +5V 40 ns Time to Disable Hold; 50% to 50% HOLD input 5V to 0V 20 ns
NOTE:
1. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values
Typical Performance Curves V
10
V
8 6 4 2 0
-2
-4
NORMALIZED GAIN (dB)
-6
-8
-10 1M 10M 100M 500M
= 0.2V
OUT
RL = 150
P-P
AV=4 R
R
FIGURE 1. SMALL SIGNAL GAIN vs FREQUENCY for
VARIOUS GAINS
AV = 2 R
= RG = 475
F
= 475
F
= 158
G
FREQUENCY (Hz)
= +5V, RL = 150 to GND, CL = 0.6pF, TA = 25°C, unless otherwise specified.
S
10
V
= 2V
OUT
RL = 150
P-P
AV = 2
= RG = 475
R
F
AV = 4
= 475
R
F
= 158
R
G
FREQUENCY (Hz)
A
= 1
V
RF = 0
8 6 4 2 0
-2
-4
NORMALIZED GAIN (dB)
-6
-8
-10 1M 10M 100M 500M
FIGURE 2. LARGE SIGNAL GAIN vs FREQUENCY for
VARIOUS GAINS
AV = 1
= 0
R
F
10
V
8 6
4 2 0
-2
-4
NORMALIZED GAIN (dB)
-6
-8
-10 1M 10M 100M 500M
= 2V
OUT
RL = 150
P-P
FREQUENCY (Hz)
AV = 2
C
= 0.6pF
L
AV = 1
= 0.6pF to 22pF
C
L
AV = 2
= 22pF
C
L
FIGURE 3. LARGE SIGNAL GAIN vs FREQUENCY vs C
3
10
V
8 6
4 2 0
-2
-4
NORMALIZED GAIN (dB)
-6
-8
-10 1M 10M 100M 500M
L
FIGURE 4. SMALL SIGNAL GAIN vs RF, RG
= 0.2V
OUT
RL = 150 AV = 2
P-P
RF = RG = 475
RF = RG = 301
FREQUENCY (Hz)
RF = RG = 1k
FN6192.1
June 28, 2006
Loading...
+ 6 hidden pages