Intersil IRFF330 Datasheet

IRFF330

Data Sheet March 1999

3.5A, 400V, 1.000 Ohm, N-Channel
Power MOSFET

This N-Channel enhancement mode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy in the breakdown avalanche mode of operation. All of
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.

Formerly developmental type TA17414.

Ordering Information

PART NUMBER PACKAGE BRAND

IRFF330 TO-205AF IRFF330

NOTE: When ordering, include the entire part number.

File Number 1893.3

Features

• 3.5A, 400V

•r

DS(ON)

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount

= 1.000Ω

Components to PC Boards”

Symbol

D

G

Packaging

DRAIN
(CASE)

S

JEDEC TO-205AF

SOURCE

GATE

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRFF330

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRFF330 UNITS

Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

DS

DM

GS

D

D

400 V
400 V

3.5 A
14 A

±20 V

25 W

Linear Derating Factor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.2 W/oC

Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .E

Operating and Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

pkg

-55 to 150

L

300 mJ

300
260

o

o
o

C

C
C

NOTE:

1. TJ= 25oC to 125oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate to Threshold Voltage V

GS(TH)VGS

Zero-Gate Voltage Drain Current I

On-State Drain Current (Note 2) I

D(ON)

Gate to Source Leakage Forward I
Drainto SourceOn Resistance(Note 2) r

DS(ON)VGS

Forward Transconductance (Note 2) g
Turn-On Delay Time t

d(ON)ID

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t
Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Junction to Case R
Junction to Ambient R

DSSVGS

DSS

GSS

fs

r

f

gs
gd

ISS
OSS
RSS

D

S

θJC

θJA

= 0V, ID = 250µA (Figure 10) 400 - - V

= VDS, ID = 250µA 2.0 - 4.0 V
VDS = Rated BV
VDS = 0.8 x Rated BV
VDS> I

D(ON)

, VGS = 0V - - 25 µA

DSS

, VGS = 0V, TJ = 125oC - - 250 µA

DSS

x r

DS(ON)MAX,VGS

= 10V (Figure 7) 3.5 - - A

VGS = ±20V - - ±100 nA

= 10V, ID = 2.0A (Figures 8, 9) - 0.8 1.000 Ω
VDS= 10V, ID = 3.3A (Figure 12) 2.9 3.5 - S

≈ 3.5A, RG = 9.1Ω, VGS = 10V, RL = 49Ω
VDD = 175V (Figures 17, 18) MOSFET Switching
Times are Essentially Independent of Operating
Temperature

- - 30 ns

- - 35 ns

- - 55 ns

- - 35 ns

= 10V, ID = 3.5A, I
VDS = 0.8V x Rated BV
Gate Charge is Essentially Independent of
Operating Temperature

= 1.5mA,

G(REF)

(Figures 14, 19, 20)

DSS

-1830nC

-11 - nC

- 7.0 - nC

VGS = 0V, VDS = 25V, f = 1.0MHz (Figure 11) - 700 - pF

- 150 - pF

-40 - pF

MeasuredfromtheDrain
Lead, 5mm (0.2in) from
header to Center of Die

Measured from the
Source Lead, 5mm
(0.2in) from Header to
Source Bonding Pad

Free Air Operation - - 175

Modified MOSFET
Symbol Showing the
Internal Device
Inductances

D

L

D

G

L

S

S

- 5.0 - nH

-15 - nH

- - 5.0

o
o

C/W
C/W

2

IRFF330

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I
Pulse Source to Drain Current (Note 3) I

SD

SDM

Source to Drain Diode Voltage (Note 2) V
Reverse Recovery Time t
Reverse Recovered Charge Q

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive Rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD = 50V, start TJ = 25oC, L = 42.85mH, RG = 25Ω, peak IAS = 3.5A (Figures 14,15).

Modified MOSFET
Symbol Showing the

D

Integral Reverse P-N
Junction Rectifier.

TJ = 25oC, ISD= 3.5A, VGS = 0V (Figure 13) - - 1.6 V

SD

TJ = 150oC, ISD = 3.5A, dISD/dt = 100A/µs - 600 - ns

rr

TJ = 150oC, ISD = 3.5A, dISD/dt = 100A/µs - 4.0 - µC

RR

G

S

- - 3.5 A

- - 14 A

Typical Performance Curves Unless Otherwise Specified

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

0 50 100 150

TC, CASE TEMPERATURE (oC)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE

1.0

0.5

0.2

0.1

0.1

, NORMALIZED

θJC

Z

THERMAL IMPEDANCE

0.01
10

0.05

0.02

0.01
SINGLE PULSE

-5

-4

10

-3

10

T

, RECTANGULAR PULSE DURATION (LC)

1

4

3

2

, DRAIN CURRENT (A)

1

D

I

0

50 75 10025 150

TC, CASE TEMPERATURE (oC)

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

P

DM

t

1

t

2

NOTES:
DUTY FACTOR: D = t
TJ= PDM x Z

-2

10

0.1 1 10

θJC

(t) x R

1/t2

125

θJC

+ T

C

FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

3

IRFF330

Typical Performance Curves Unless Otherwise Specified (Continued)

8

10

10µs

100µs

1.0
OPERATION IN THIS

AREA IS LIMITED
BY r

DS(ON)

0.1

, DRAIN CURRENT (A)

D

I

TC = 25oC
T

= MAX RATED

J

SINGLE PULSE

0.01
110

VDS, DRAIN TO SOURCE VOLTAGE (V) VDS, DRAIN TO SOURCE VOLTAGE (V)

2

10

1ms

10ms

100ms

DC

, DRAIN CURRENT (A)
I

3

10

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

VGS = 10V

7

6

5

4

3

2

D

1

0

500 100

150 200 250 300

80µs PULSE TEST

VGS = 5.5V

VGS = 5V

VGS = 4.5V

VGS = 4V

5

VGS = 10V

4

3

2

, DRAIN CURRENT (A)

D

I

1

0

2468010

VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS = 6V

VGS = 5V

80µs PULSE TEST

VGS = 4.5V

VGS = 4V

5

VDS > I
80µs PULSE TEST

4

3

2

1

, DRAIN TO SOURCE CURRENT (A)

D(ON)

I

0

024615

x r

D(ON)

DS(ON)MAX

= 125oC

T

J

TJ = 25oC
TJ = -55oC

37

VGS, GATE TO SOURCE VOLTAGE (V)

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

3

2

2µs PULSE TEST

VGS = 10V

VGS = 20V

2.2

1.8

1.4

= 2A

I

D

VGS = 10V

, DRAIN TO SOURCE

1

ON RESISTANCE (Ω)

DS(ON)

r

0

15 255

ID, DRAIN CURRENT (A)

20 30010

NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT

4

1.0

0.6

NORMALIZED ON RESISTANCE

0.2

-40 40 80 120

0 160

TJ, JUNCTION TEMPERATURE (oC)

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

IRFF330

Typical Performance Curves Unless Otherwise Specified (Continued)

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 40 80 120

0 160

TJ, JUNCTION TEMPERATURE (oC)

FIGURE 10. NORMALIZED DRAIN TOSOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

10

80µs PULSE TEST

8

6

4

, TRANSCONDUCTANCE (S)

2

fs

g

0

481002

ID, DRAIN CURRENT (A)

6

TJ = -55oC

TJ = 25oC

TJ = 125oC

2000

1600

1200

800

C, CAPACITANCE (pF)

400

C

RSS

0

0203010 40 50

V

DS

C

ISS

C

OSS

, DRAIN TO SOURCE VOLTAGE (V)

VGS = 0V, f = 1MHz

= CGS + C

C
C
C

ISS
RSS
OSS

= C

≈ C

GD

DS

GD

+ C

GS

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

100

10

TJ = 150oC

, SOURCE TO DRAIN CURRENT (A)

SD

I

1

01234

TJ = 25oC

VSD, SOURCE TO DRAIN VOLTAGE (V)

TJ = 25oC

TJ = 150oC

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20

ID = 3.5A

15

10

5

, GATE TO SOURCE VOLTAGE (V)

GS

V

0

VDS = 80V

V

= 200V

DS

= 320V

V

DS

81624320

Q

g(TOT)

40

, TOTAL GATE CHARGE (nC)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

5

Test Circuits and Waveforms

VARY t

TO OBTAIN

P

REQUIRED PEAK I

V

GS

AS

R

G

IRFF330

V

DS

DUT

t

L

I

AS

+

V

DD

-

BV

DSS

P

V

DS

V

DD

0V

t

P

I

AS

0.01Ω

0

t

AV

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

t

ON

t

d(ON)

t

R

L

+

V

R

G

DD

-

V

DS

0

r

90%

10%

t

DUT

V

GS

V

GS

10%

0

50%

PULSE WIDTH

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

V

DS

(ISOLATED
SUPPLY)

SAME TYPE
AS DUT

V

DD

Q

g(TOT)

Q

gd

Q

gs

12V

BATTERY

0.2µF

50kΩ

CURRENT

REGULATOR

0.3µF

t

d(OFF)

90%

V

GS

OFF

50%

t

f

90%

10%

D

V

DS

G

I

0

G(REF)

IG CURRENT

SAMPLING

RESISTOR RESISTOR

DUT

S

CURRENT

I

D

SAMPLING

0

V

DS

I

G(REF)

0

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

6

IRFF330

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the rightto make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

7

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]