Intersil IRF510 Datasheet

IRF510

Data Sheet November 1999

5.6A, 100V, 0.540 Ohm, N-Channel Power
MOSFET

This N-Channel enhancement mode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy inthe breakdown avalanche mode of operation. All of
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.

Formerly developmental type TA17441.

Ordering Information

PART NUMBER PACKAGE BRAND

IRF510 TO-220AB IRF510

NOTE: When ordering, include the entire part number.

File Number 1573.4

Features

• 5.6A, 100V

•r

DS(ON)

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount

= 0.540Ω

Components to PC Boards”

Symbol

D

G

Packaging

S

JEDEC TO-220AB

SOURCE

DRAIN

GATE

DRAIN (FLANGE)

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

1-888-INTERSIL or 321-724-7143

| Copyright © Intersil Corporation 1999

IRF510

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRF510 UNITS

Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

DS

D
D

DM

GS

D

100 V
100 V

5.6 A
4A

20 A

±20 V

43 W

Linear Derating Factor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.29 W/oC

Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .E

Operating and Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

pkg

19 mJ

-55 to 175

300
260

o

C

o

C

o

C

NOTE:

1. TJ= 25oC to 150oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate to Threshold Voltage V

GS(TH)VGS

Zero-Gate Voltage Drain Current I

On-State Drain Current (Note 2) I

D(ON)

Gate to Source Leakage Current I
Drain to Source On Resistance (Note 2) r

DS(ON)VGS

Forward Transconductance (Note 2) g
Turn-On Delay Time t

d(ON)ID

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t
Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse-Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Junction to Case R
Junction to Ambient R

DSSVGS

DSS

GSS

fs

r

f

gs
gd

ISS
OSS
RSS

D

S

θJC
θJA

= 0V, ID = 250µA, (Figure 10) 100 - - V
= VDS, ID = 250µA 2.0 - 4.0 V

VDS = 95V, VGS = 0V - - 25 µA

= 0.8 x Rated BV

V

DS

VDS> I

D(ON) xrDS(ON)MAX

, VGS = 0V, TJ = 150oC - - 250 µA

DSS

, VGS = 10V (Figure 7) 5.6 - - A

VGS = ±20V - - ±100 nA

= 10V, ID = 3.4A (Figures 8, 9) - 0.4 0.54 Ω

VGS = 50V, ID = 3.4A (Figure 12) 1.3 2.0 - S

≈ 5.6A, RGS = 24Ω, VDD = 50V, RL = 9Ω,
VDD = 50V, VGS = 10V
MOSFET switching times are essentially independent
of operating temperature

- 8 12 ns

-2563ns

-157 ns

-1259ns

= 10V, ID = 5.6A, VDS = 0.8 x Rated BV

I

= 1.5mA (Figure 14)

G(REF)

Gate charge is essentially independent of operating
temperature.

DSS

,

- 5.0 30 nC

- 2.0 - nC

- 3.0 - nC

VGS = 0V, VDS = 25V, f = 1.0MHz (Figure 11) - 135 - pF

-80- pF

-20- pF

Measured From the
Contact Screw On Tab To
Center of Die

Measured From the Drain
Lead, 6mm (0.25in) From
Package to Center of Die

Measured From The
Source Lead, 6mm
(0.25in) From Header to
Source Bonding Pad

Free air operation - - 80

Modified MOSFET
Symbol Showing the
Internal Devices
Inductances

D

L

D

G

L

S

S

- 3.5 - nH

- 4.5 - nH

- 7.5 - nH

- - 3.5

o
o

C/W
C/W

2

IRF510

Source to Drain Diode Specifications

PARAMETER SYMBOL Test Conditions MIN TYP MAX UNITS

Continuous Source to Drain Current I
Pulse Source to Drain Current

SD

I

SDM

(Note 3)

Source to Drain Diode Voltage (Note 2) V
Reverse Recovery Time t
Reverse Recovered Charge Q

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by max junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD = 25V, start TJ = 25oC, L = 910µH, RG = 25Ω, peak IAS = 5.6A.

Modified MOSFET
Symbol Showing the

D

Integral Reverse
P-N Junction Diode

TJ = 25oC, ISD= 5.6A, VGS = 0V (Figure 13) - - 2.5 V

SD

TJ = 25oC, ISD = 5.6A, dISD/dt = 100A/µs 4.6 96 200 ns

rr

TJ = 25oC, ISD = 5.6A, dISD/dt = 100A/µs 0.17 0.4 0.83 µC

RR

G

S

- - 5.6 A

- - 20 A

Typical Performance Curves Unless Otherwise Specified

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

25 50 75 100

0

0

T

C

, CASE TEMPERATURE (oC)

125

150

FIGURE 1. NORMALIZED POWERDISSIPATION vs CASE

TEMPERATURE

10

C/W)

o

0.5

1

0.2

0.1

0.1

THERMAL IMPEDANCE (

0.01
10

-5

0.05

0.02

0.01
SINGLE PULSE

10

-4

-3

10

t

1

, TRANSIENT

θJC

Z

10

8

6

4

DRAIN CURRENT (A)

D,

I

2

175

0

50 75 100 15025 175

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

-2

10

, RECTANGULAR PULSE DURATION (S)

125

TC, CASE TEMPERATURE (oC)

P

DM

t

1

t
NOTES:
DUTY FACTOR: D = t1/t
PEAK TJ= PDM x Z

0.1 1 10

2

2

+ T

θJC

C

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

3

IRF510

Typical Performance Curves Unless Otherwise Specified (Continued)

100

10

1

, DRAIN CURRENT (A)

D

I

TC = 25oC
TJ = 175oC
SINGLE PULSE

0.1
110

OPERATION IN THIS
REGION IS LIMITED
BY r

DS(ON)

VDS, DRAIN TO SOURCE VOLTAGE (V)

10

10µs

100µs

1ms

2

3

10

10

8

6

4

, DRAIN CURRENT (A)

D

I

2

0

10 20 30 40050

VDS, DRAIN TO SOURCE VOLTAGE (V)

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

10

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

8

6

4

, DRAIN CURRENT (A)

D

I

2

0

2468010

V

DS,

VGS = 10V

VGS = 8V

VGS = 7V

VGS = 6V

VGS = 5V

VGS = 4V

DRAIN TO SOURCE VOLTAGE (V)

10

VDS ≥ 50V
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

1

T

= 175oC

J

0.1

, ON-STATE DRAIN CURRENT (A)

D(ON)

I

-2

10

0 246 810

VGS, GATE TO SOURCE VOLTAGE (V)

TJ = 25oC

VGS = 10V

VGS = 8V

VGS = 7V

VGS = 6V

VGS = 5V
VGS = 4V

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

5

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

4

3

2

, DRAIN TO SOURCE

ON RESISTANCE (Ω)

1

DS(ON)

r

0

VGS = 10V

VGS = 20V

4 8 12 16020

ID,DRAIN CURRENT (A)

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT

3.0
ID = 3.4A, VGS = 10V

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

2.4

1.8

1.2

0.6

NORMALIZED ON RESISTANCE

0

-40 -20 20 40 80 100 140120

0 60 160 180-60

TJ, JUNCTION TEMPERATURE (oC)

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

4

IRF510

Typical Performance Curves Unless Otherwise Specified (Continued)

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 -20 20 40 80 100 140120

0 60 160 180-60

TJ, JUNCTION TEMPERATURE (oC)

FIGURE 10. NORMALIZED DRAIN TOSOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

2.5

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
VDS≥ 50V

2.0

1.5

1.0

, TRANSCONDUCTANCE (S)

0.5

fs

g

0

2468010

TJ = 25oC

TJ = 175oC

ID,DRAIN CURRENT (A)

500

VGS = 0V, f = 1MHz
C

= CGS + C

ISS

400

C

= C

RSS

C

≈ CDS + C

OSS

300

200

C, CAPACITANCE (pF)

100

0

12 5102 5

GD

GD

GD

C

ISS

C

OSS

C

RSS

VDS, DRAIN TO SOURCE VOLTAGE (V)

10

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

100

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

10

TJ = 175oC

1

, SOURCE TO DRAIN CURRENT (A)

SD

I

0.1
0 0.4 0.8 1.2 1.6 2.0

VSD, SOURCE TO DRAIN VOLTAGE (V)

TJ = 25oC

2

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20

ID = 3.4A

VDS = 80V

16

12

8

4

GATE TO SOURCE VOLTAGE (V)

GS,

V

0

2468010

VDS = 50V

= 20V

V

DS

Qg, GATE CHARGE (nC)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

5

IRF510

Test Circuits and Waveforms

V

DS

BV

DSS

L

VARY t

TO OBTAIN

P

REQUIRED PEAK I

V

GS

AS

R

G

+

V

DD

-

DUT

0V

P

I

AS

0.01Ω

0

t

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

t

P

I

AS

t

AV

V

DS

V

DD

t

ON

t

d(ON)

t

R

L

+

V

R

G

DD

-

V

DS

90%

0

r

10%

DUT

V

GS

V

GS

10%

0

50%

PULSE WIDTH

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

V

DS

12V

BATTERY

0

0.2µF

50kΩ

I

G(REF)

CURRENT

REGULATOR

0.3µF

G

IG CURRENT

SAMPLING

RESISTOR RESISTOR

SAME TYPE
AS DUT

D

DUT

S

CURRENT

I

D

SAMPLING

(ISOLATED
SUPPLY)

V

DS

V

DD

Q

g(TOT)

Q

gd

Q

gs

V

DS

0

I

G(REF)

0

t

d(OFF)

90%

V

GS

t

OFF

50%

t

f

90%

10%

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORM

6

IRF510

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only.Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

7

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]