Intersil Corporation HIP9020 Datasheet

October 1993

HIP9020

Programmable Quad Buffer with

Pre and Post Scaler Dividers

Features

• Sine Wave Speedometer Input

• Input Limiting . . . . . . . . . . . ±0.25V to ±100V (with 40kΩ)

• Over Voltage Protection

• Current Limiting

• Programmable Prescaler 1, 6 - 11

• Post Scaler Frequency Divide by 1 or 2

• Drivers with 15mA/24V Capability

• Outputs 4 Separate Square Waves

• Internal Regulator and Bias Source

• 0kHz to 6kHz Input Signal Range

o

• -40

C to +125oC Operating Temperature Range

Applications

• Prescaler

• Buffer/Limiter

• Signal Interface

• Automotive Speedometer

• Automotive Speed Control

• Automotive Tachometer

Ordering Information

Description

The HIP9020 is a Vehicle Speed Sensor (VSS) Buffer IC. It
receives sinusoidal vehicle speed information from a
speedometer signal source. The signal is amplified and
squared before frequency processing is done. The circuit
provides pin programmable integer prescaler and postscaler
dividers to scale the output frequencies. The prescaler
divider output of the frequency doubler is mode selected for
1 and 6 through 11. The postscaler mode is selected to the
Output 3 with a divide by 1 or 2. The four V
open collector drivers.

Speed Sensor Input (SSI) - When current limited with a
40kΩ source impedance from the vehicle speed sensor, the
SSI input is capable of functioning over a wide range of input
signal. The limiter and squaring action is derived from the
zero crossing of the input signal. The signal is converted into
a square wave with a controlled hysteresis squaring
amplifier.

Power Supply - The power supply pin 2 input is intended to
operate from a 5.0V ± 0.3V source. The internal reference
sources are derived from a temperature stable bandgap;
including an optional 5.7V shunt regulator which may be
used as shown in Figure 2.

Output Drivers - Each output driver is an open NPN collector
with a zener clamp level of typically 35V and short circuit
current limiting. Each output is capable of sinking 15mA of
current.

outputs are

OX

PART

NUMBER

HIP9020AP -40oC to +125oC 14 Lead Plastic DIP
HIP9020AB -40oC to +125oC 20 Lead Plastic SOIC (W)

TEMPERATURE

RANGE PACKAGE

Pinouts

HIP9020 (PDIP)

TOP VIEW

GND

1
2

V

CC

POSS

3

SSI

4
5

BUF

PRSO

6

POSI

7

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207

14

VO1

13

VO2

12

VO3

11

VO4
PRSS–A

10

PRSS–B

9

PRSS–C

8

| Copyright © Intersil Corporation 1999

10-54

GND

V

CC

NC

POSS

SSI

BUF

NC
NC

PRSO

POSI

HIP9020 (SOIC)

TOP VIEW

1
2
3
4
5
6
7
8
9

10

VO1

20

NC

19

NC

18

VO2

17

VO3

16

VO4

15

PRSS–A

14

NC

13

PRSS–B

12

PRSS–C

11

File Number

2790.2

HIP9020

Programmable Quad Buffer Functional Block Diagram

BUF

(BUFFER OUTPUT)

SSI

(SPEED SENSOR INPUT)

10

POSI

(POST SCALER INPUT)

CIRCLED NUMBERS ARE 20 LEAD SOP PACKAGE

6

5

BUFFER

4

2

V

CC

SQ. AMP

WITHHYS.

DIV BY 2

(POST SCALER SELECT)

5

7

GND

LIMITER

DIV BY 2

VOLT. REG. &

CURRENT

SOURCE

1

12 3

FREQ

DOUBLER

Q4

POSS

(PRESCALER SELECT)

Q1

Q1

4

PRSS

ABC

14 12

10

98

PRESCALER

DIV-BY

1 AND 6 - 11

DRIVER

(V, IPROT)

DRIVER

(V, IPROT)

DRIVER

(V, IPROT)

DRIVER

(V, I PROT)

30V

11

6

9

PRSO

(PRESCALER OUTPUT)

14

20

VO1

13

17

VO2

12

16

VO3

11

15

VO4

OUTPUTS

VOX

EACH OUTPUT
PROTECTED BY A
COLLECTOR-TO-BASE
ZENER DIODE CLAMP

20Ω

LOGIC SELECT FOR INPUT (SSI) TO OUTPUT (VOX) DIV-BY NUMBER

PRSS-A PRSS-B PRSS-C

VO1, VO2, VO3

(POSS HIGH)

DIV-BY

VO4

(POSS HIGH)

DIV-BY

VO1, VO2

(POSS LOW)

DIV-BY

VO3, VO4

(POSS LOW)

DIV-BY

0002121

00112 6 12 6

01014 7 14 7

01116 8 16 8

10018 9 18 9

1 0 1 20 10 20 10

1 1 0 22 11 22 11

10-55