intersil HC5526 DATA SHEET

www.BDTIC.com/Intersil

Data Sheet August 2003

S M

PR R

HC5526

FN4151.8

ITU CO/PABX SLIC with Low Power Standby

The HC5526 is a subscriber line interface circuit that is compliant with CCITT standards. Enhancements include immunity to circuit latch-up during hot plug and absence of false signaling in the presence of longitudinal currents.

The HC5526 is fabricated in a High Voltage Dielectrically Isolated (DI) Bipolar Process that eliminates leakage currents and device latch-up problems normally associated with Junction Isolated (JI) ICs. The elimination of the leakage currents results in improved circuit performance for wide temperature extremes. The latch free benefit of the DI process guarantees operation under adverse transient conditions. This process feature makes the HC5526 ideally suited for use in harsh outdoor environments.

Part Number Information

PART NUMBER

HC5526CM 0 to 70 28 Ld PLCC N28.45

TEMP.

RANGE (oC) PACKAGE

PKG.

DWG. #

Features

• DI Monolithic High Voltage Process

• Programmable Current Feed . . . . . . . . . . . 20mA to 60mA

• Programmable Loop Current Detector Threshold and Battery Feed Characteristics

• Ground Key and Ring Trip Detection

• Compatible with Ericsson’s PBL3764

• Thermal Shutdown

• On-Hook Transmission

• Wide Battery Voltage Range . . . . . . . . . . . . .-24V to -58V

• Low Standby Power

• Meets CCITT Transmission Requirements

• Ambient Temperature Range . . . . . . . . . . . -40

C to 85oC

Applications

• On-Premises (ONS)

•Key Systems

• PBX

• Related Literature

- AN9537, Operation of the HC5513/26 Evaluation Board

Pinout

HC5526 (PLCC)

TOP VIEW

RINGRLY

BAT

E1 E0

N/C

DET

VCCN/C

5 6 7 8

9 10 11

12 13 14 15 16 17 18

BGND

1234

SENSE

RING

AGND

RINGX

RSN

TIPX

N/C

SENSE

TIP

262728

N/C

HPT

HPR

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 321-724-7143

| Intersil (and design) is a registered trademark of Intersil Americas Inc.

All other trademarks mentioned are the property of their respective owners.

HC5526

www.BDTIC.com/Intersil

Pin Descriptions

PLCC SYMBOL DESCRIPTION

1RING 2 BGND Battery Ground - To be connected to zero potential. All loop current and longitudinal current flow from this ground.

4V 5 RINGRLY Ring relay driver output. 6V 7R 8 E1 TTL compatible logic input. The logic state of E1 in conjunction with the logic state of C1 determines which detector is

9 E0 TTL compatible logic input. Enables the DET

11 DET Detector output. TTL compatible logic output. A zero logic level indicates that the selected detector was triggered (see

12 C2 TTL compatible logic input. The logic states of C1 and C2 determine the operating states (Open Circuit, Active, Ringing

13 C1 TTL compatible logic input. The logic states of C1 and C2 determine the operating states (Open Circuit, Active, Ringing

14 R

15 AGND Analog ground. 16 RSN Receive Summing Node. The AC and DC current flowing into this pin establishes the metallic loop current that flows

18 V 19 V

20 HPR RING side of AC/DC separation capacitor C

21 HPT TIP side of AC/DC separation capacitor C

22 RD Loop current programming resistor. Resistor RD sets the trigger level for the loop current detect circuit. A filter capacitor

23 DT Input to ring trip comparator. Ring trip detection is accomplished by connecting an external network to a comparator in

25 DR Input to ring trip comparator. Ring trip detection is accomplished by connecting an external network to a comparator in

26 TIP 27 TIPX Output of tip power amplifier. 28 RINGX Output of ring power amplifier.

3, 10, 17,

SENSE

BAT

EE TX

SENSE

N/C No internal connection.

Internally connected to output of RING power amplifier.

Internally separate from AGND but it is recommended that it is connected to the same potential as AGND. 5V power supply.

Battery supply voltage, -24V to -56V. Saturation guard programming resistor pin.

gated to the DET

a logic level one.

Truth Table for selection of Ground Key detector, Loop Current detector or the Ring Trip detector). The DET an open collector with an internal pull-up of approximately 15kΩ to V

or Standby) of the SLIC.

or Standby) of the SLIC. DC feed current programming resistor pin. Constant current feed is programmed by resistors R

connected in series from this pin to the receive summing node (RSN). The resistor junction point is decoupled to AGND to isolate the AC signal components.

between tip and ring. The magnitude of the metallic loop current is 1000 times greater than the current into the RSN pin. The constant current programming resistors and the networks for program receive gain and 2-wire impedance all connect to this pin.

-5V power supply. Transmit audio output. This output is equivalent to the TIP to RING metallic voltage. The network for programming the

2-wire input impedance connects between this pin and RSN.

loop current. The other end of C

current. The other end of C

is also connected between this pin and VEE.

the SLIC with inputs DT and DR.

the SLIC with inputs DT and DR. Internally connected to output of tip power amplifier.

output.

is connected to HPT.

is connected to HPR.

output when set to logic level zero and disables DET output when set to

CC.

and R

DC1

. C

is required to properly separate the ring AC current from the DC

is required to properly separate the tip AC current from the DC loop

DC2

output is

Block Diagram

www.BDTIC.com/Intersil

HC5526

RINGRLY

TIP

RING

HPT

HPR

BAT

V V

AGND BGND

CC EE

RING RELAY

RING TRIP

DETECTOR

INTERFACE

BIAS

DRIVER

2-WIRE

LOOP CURRENT

DETECTOR

GROUND KEY

DETECTOR

4-WIRE

INTERFACE VF SIGNAL

PATH

DIGITAL

MULTIPLEXER

RSN

E1 C1

DET R

RSG

HC5526

www.BDTIC.com/Intersil

Absolute Maximum Ratings Thermal Information

Operating Temperature Range . . . . . . . . . . . . . . . . -40oC to 110oC

Power Supply (-40

Supply Voltage V Supply Voltage V Supply Voltage V

Ground

C ≤ TA ≤ 85oC)

to GND . . . . . . . . . . . . . . . . . . . . 0.5V to 7V

to GND. . . . . . . . . . . . . . . . . . . . . -7V to 0.5V

to GND. . . . . . . . . . . . . . . . . . .-70V to 0.5V

BAT

Voltage between AGND and BGND . . . . . . . . . . . . . -0.3V to 0.3V

Relay Driver

Ring Relay Supply Voltage . . . . . . . . . . . . . . . . . . . . . 0V to 20V

Ring Relay Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50mA

Ring Trip Comparator

Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

BAT

to 0V

Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -5mA to 5mA

Digital Inputs, Outputs (C1, C2, E0, E1, DET

Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0V to V

Output Voltage (DET Not Active) . . . . . . . . . . . . . . . . . 0V to V

Output Current (DET). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5mA

Tipx and Ringx Terminals (-40

C ≤ TA ≤ 85oC) Tipx or Ringx V oltag e, Contin uous (Referenced to GND) V Tipx or Ringx, Pulse < 10ms, T Tipx or Ringx, Pulse < 10µs, T Tipx or Ringx, Pulse < 250ns, T

Tipx or Ringx Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70mA

REP

)

> 10s . . . . . .V

> 10s . . . . V

> 10s. . . . V

-20V to 5V

BAT

-40V to 10V

BAT

-70V to 15V

BAT

CC CC

to 2V

ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500V

Thermal Resistance (Typical, Note 1)

28 Lead PLCC Package. . . . . . . . . . . . . . . . . . . . . . 53

Continuous Dissipation at 70

28 Lead PLCC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5W

Package Power Dissipation at 70

28 Lead PLCC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4W

Derate above . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

PLCC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18.8mW/

Maximum Junction Temperature Range . . . . . . . . . -40

Maximum Storage Temperature Range. . . . . . . . . . -65

Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 300

(PLCC - Lead Tips Only)

Die Characteristics

Gate Count . . . . . . . . . . . . . . . . . . . . . . 543 Transistors, 51 Diodes

C, t < 100ms, t

REP

> 1s

C to 150oC

(oC/W)

o o

C C

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ

is measured with the component mounted on an evaluation PC board in free air.

Typical Ope rating Conditions

These represent the conditions under which the part was developed and are suggested as guidelines.

PARAMETER CONDITIONS MIN TYP MAX UNITS

DC2

R 600kΩ

300kΩ

= 41.2kΩ,

PEAK

Case Temperature -40 - 100

with Respect to AGND 0oC to 70oC 4.75 - 5.25 V

with Respect to AGND 0oC to 70oC -5.25 - -4.75 V

with Respect to BGND 0oC to 70oC -58 - -24 V

BAT

Electrical Specifications T

= 0oC to 70oC, VCC = 5V ±5%, V

= 39kΩ, RSG = ∞, RF1 = RF2 = 0Ω, CHP = 10nF, CDC = 1.5µF, ZL = 600Ω.

= -5V ±5%, V

= -28V, AGND = BGND = 0V, R

BAT

DC1

= R

PARAMETER CONDITIONS MIN TYP MAX UNITS

Overload Level 1% THD, Z

= 600Ω, (Note 2, Figure 1) 3.1 - - V

Longitudinal Impedance (Tip/Ring) 0 < f < 100Hz (Note 3, Figure 2) - 20 35 Ω/Wire

600Ω

DCMET

23mA

300Ω

LZT = VT/A

RMS

TIP 27

TRO

RING28RSN

600kΩ

300kΩ

0 < f < 100Hz

2.16µF

TIP 27

RING28RSN

LZR = VR/A

FIGURE 1. OVERLOAD LEVEL (TWO-WIRE PORT)

FIGURE 2. LONGITUDINAL IMPEDANCE

HC5526

www.BDTIC.com/Intersil

Electrical Specifications T

= 0oC to 70oC, VCC = 5V ±5%, V

= 39kΩ, RSG = ∞, RF1 = RF2 = 0Ω, CHP = 10nF, CDC = 1.5µF, ZL = 600Ω. (Continued)

= -5V ±5%, V

= -28V, AGND = BGND = 0V, R

BAT

DC1

= R

DC2

= 41.2kΩ,

PARAMETER CONDITIONS MIN TYP MAX UNITS

LONGITUDINAL CURRENT LIMIT (TIP/RING)

Off-Hook (Active) No False Detections (Loop Current),

--20mA

LB > 45dB (Note 4, Figure 3A)

On-Hook (Standby), R

368Ω

2.16µF

368Ω

= ∞ No False Detections (Loop Current)

39kΩ

-5V

TIP 27

RING28R

RSN

DET

(Note 5, Figure 3B)

DC2

41.2kΩ

DC1

41.2kΩ

1.5µF

368Ω

C2.16µF

368Ω

--5mA

39kΩ

-5V

TIP 27

RING 28

RSN

DC2

41.2kΩ

DET

DC1

41.2kΩ

1.5µF

FIGURE 3A. OFF-HOOK FIGURE 3B. ON-HOOK

FIGURE 3. LONGITUDINAL CURRENT LIMIT

OFF-HOOK LONGITUDINAL BALANCE

Longitudinal to Metallic IEEE 455 - 1985, R

, RLT = 368Ω,

53 60 - dB

0.2kHz < f < 4.0kHz (Note 6, Figure 4)

Longitudinal to Metallic R

, RLT = 300Ω, 0.2kHz < f < 4.0kHz

53 60 - dB

(Note 6, Figure 4)

Metallic to Longitudinal FCC Part 68, Para 68.310

50 55 - dB

0.2kHz < f < 1.0kHz

1.0kHz < f < 4.0kHz (Note 7) 50 55 - dB Longitudinal to 4-Wire 0.2kHz < f < 4.0kHz (Note 8, Figure 4) 53 60 - dB Metallic to Longitudinal R

, RLT = 300Ω, 0.2kHz < f < 4.0kHz

(Note 9, Figure 5)

50 55 - dB

4-Wire to Longitudinal 0.2kHz < f < 4.0kHz (Note 10, Figure 5) 50 55 - dB

PEAK

Wire

PEAK

Wire

2.16µF

TIP 27

RING 28

RSN

FIGURE 4. LONGITUDINAL TO METALLIC AND

LONGITUDINAL TO 4-WIRE BALANCE

2-Wire Return Loss

= 20nF

600kΩ

300kΩ

2.16µF

FIGURE 5. METALLIC TO LONGITUDINAL AND 4-WIRE TO

0.2kHz to 0.5kHz (Note 11, Figure 6) 25 - - dB

0.5kHz to 1.0kHz (Note 11, Figure 6) 27 - - dB

300Ω

LONGITUDINAL BALANCE

1.0kHz to 3.4kHz (Note 11, Figure 6) 23 - - dB

TIP 27

RING28RSN

600kΩ

300kΩ

HC5526

www.BDTIC.com/Intersil

Electrical Specifications T

= 0oC to 70oC, VCC = 5V ±5%, V

= 39kΩ, RSG = ∞, RF1 = RF2 = 0Ω, CHP = 10nF, CDC = 1.5µF, ZL = 600Ω. (Continued)

= -5V ±5%, V

= -28V, AGND = BGND = 0V, R

BAT

DC1

= R

DC2

= 41.2kΩ,

PARAMETER CONDITIONS MIN TYP MAX UNITS

TIP IDLE VOLTAGE

Active, I Standby, I

= 0 --4-V

= 0 -<0 - V

RING IDLE VOLTAGE

Active, I Standby, I

4-WIRE TRANSMIT PORT (V

Overload Level Z

= 0 --24- V

= 0 ->-28- V

)

> 20kΩ, 1% THD (Note 12, Figure 7) 3.1 - - V

Output Offset Voltage EG = 0, ZL = ∞ (Note 13, Figure 7) -60 - 60 mV Output Impedance (Guaranteed by Design) 0.2kHz < f < 03.4kHz - 5 20 W 2- to 4-Wire (Metallic to V

) Voltage Gain 0.3kHz < f < 03.4kHz (Note 14, Figure 7) 0.98 1.0 1.02 V/V

600Ω

2.16µF

DCMET

23mA

TIP27V

RING28RSN

600kΩ

300kΩ

TIP 27

RING28RSN

600kΩ

300kΩ

V V

TXO TX

PEAK

FIGURE 6. TWO-WIRE RETURN LOSS FIGURE 7. OVERLO AD LEVEL (4-WIRE TRANSMIT PORT),

OUTPUT OFFSET VOLTAGE, 2-WIRE TO 4-WIRE VOLTAGE GAIN AND HARMONIC DISTORTION

4-WIRE RECEIVE PORT (RSN)

DC Voltage I R

Sum Node Impedance (Guaranteed by

Design)

= 0mA - 0 - V

RSN

0.3kHz < f < 3.4kHz - - 20 W

Current Gain-RSN to Metallic 0.3kHz < f < 3.4kHz (Note 15, Figure 8) 980 1000 1020 Ratio

FREQUENCY RESPONSE (OFF-HOOK)

2-Wire to 4-Wire 0dBm at 1.0kHz, E

0.3kHz < f < 3.4kHz (Note 16, Figure 9) 4-Wire to 2-Wire 0dBm at 1.0kHz, E

0.3kHz < f < 3.4kHz (Note 17, Figure 9) 4-Wire to 4-Wire 0dBm at 1.0kHz, E

0.3kHz < f < 3.4kHz (Note 18, Figure 9)

= 0V,

-0.2 - 0.2 dB

INSERTION LOSS

2-Wire to 4-Wire 0dBm, 1kHz (Note 19, Figure 9) -0.2 - 0.2 dB 4-Wire to 2-Wire 0dBm, 1kHz (Note 20, Figure 9) -0.2 - 0.2 dB GAIN TRACKING (Ref = -10dBm, at 1.0kHz) 2-Wire to 4-Wire -40dBm to +3dBm (Note 21, Figure 9) -0.1 - 0.1 dB 2-Wire to 4-Wire -55dBm to -40dBm (Note 21, Figure 9) - ±0.03 - dB 4-Wire to 2-Wire -40dBm to +3dBm (Note 22, Figure 9) -0.1 - 0.1 dB

+ 14 hidden pages