Intersil Corporation CDP1822C, CDP1822 Datasheet

March 1997

CDP1822,

CDP1822C

256-Word x 4-Bit

LSI Static RAM

Features

• Low Operating Current

= 5V, Cycle Time 1µs . . . . . . . . . . . . . . . . . . 8mA

-V

DD

• Industry Standard Pinout

• Two Chip-Select Inputs-Simple Memory Expansion

• Memory Retention for Standby Battery Voltage of 2V
Minimum

• Output-Disable for Common I/O Systems

• Three-State Data Output for Bus-Oriented Systems

• Separate Data Inputs and Outputs

Ordering Information

5V 10V P ACKAGE TEMP. RANGE

o

CDP1822CE CDP1822E PDIP -40
CDP1822CEX CDP1822EX Burn-In
CDP1822CD CDP1822D SBDIP -40oC to +85oC
CDP1822CDX - Burn-In

C to +85oC

PKG.

NO.

E22.4
E22.4
D22.4A
D22.4A

Description

The CDP1822 and CDP1822C are 256-word by 4-bit static
random-access memories designed for use in memory sys­tems where high speed, low operating current, and simplicity
in use are desirable. The CDP1822 features high speed and
a wide operating voltage range. Both types have separate
data inputs and outputs and utilize single power supplies of
4V to 6.5V for the CDP1822C and 4V to 10.5V for the
CDP1822.

Two Chip-Select inputs are provided to simplify system
expansion. An Output Disable control provides Wire-OR
capability and is also useful in common Input/Output sys­tems. The Output Disable input allows these RAMs to be
used in common data Input/Output systems by forcing the
output into a high-impedance state during a write operation
independent of the Chip-Select input condition. The output
assumes a high-impedance state when the Output Disable is
at high level or when the chip is deselected by
CS2.

The high noise immunity of the CMOS technology is pre­served in this design. For TTL interfacing at 5V operation,
excellent system noise margin is preserved by using an
external pull-up resistor at each input.

CS1 and/or

Pinout

CDP1822, CDP1822C

(PDIP, SBDIP)

TOP VIEW

1

A3

2

A2

3

A1

4

A0

5

A5

6

A6

7

A7

8

V

SS

9

DI1

10

DO1

11

DI2

OPERATIONAL MODES

INPUTS

CHIP

V

22

DD

21

A4
R/

W

20
19

CS1

18

O. D.

17

CS2

16

DO4

15

DI4

14

DO3

13

DI3

12

DO2

MODE

Read 0 1 0 1 Read
Write 0 1 0 0 Data In
Write 0 1 1 0 High

Standby 1 X X X High

Standby X 0 X X High

Output
Disable

NOTE:
Logic 1 = High, Logic 0 = Low, X = Don’t Care.

SELECT

1

(CS1)

X X 1 X High

CHIP

SELECT

2

(CS2)

OUTPUT

DISABLE

(OD)

READ/
WRITE

(R/W)

OUTPUT

Imped­ance

Imped­ance

Imped­ance

Imped­ance

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

6-11

File Number 1074.2

CDP1822, CDP1822C

Absolute Maximum Ratings Thermal Information

DC Supply Voltage Range, (VDD)

(All Voltages Referenced to VSS Terminal)

CDP1822 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +11V

CDP1822C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7V

Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V

DC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . . . . .±10mA

Recommended Operating Conditions At T

= Full Package Temperature Range. For maximum reliability, operating conditions

A

should be selected so that operation is always within the following ranges:

Thermal Resistance (Typical) θJA (oC/W) θJC (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . 75 N/A

SBDIP Package. . . . . . . . . . . . . . . . . . 80 21

Maximum Operating Temperature Range (TA)

Package Type D. . . . . . . . . . . . . . . . . . . . . . . . . .-55oC to +125oC

Package Type E. . . . . . . . . . . . . . . . . . . . . . . . . . .-40oC to +85oC

Maximum Junction Temperature

Ceramic Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .175oC

Plastic Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150oC

Storage Temperature Range (T

TA = -40oC to +60oC (Package Type E) . . . . . . . . . . . . . . 500mW

TA = +60oC to +85oC (Package Type E). . . . . .Derate Linearly at

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12mW/oC to 200mW

Lead Temperature (During Soldering). . . . . . . . . . . . . . . . . . . 300oC

LIMITS

CDP1822 CDP1822C

). . . . . . . . . . . .-65oC to +150oC

STG

PARAMETER SYMBOL

MIN MAX MIN MAX

UNITS

DC Operating Voltage Range 4 10.5 4 6.5 V
Input Voltage Range V

Static Electrical Specifications At T

= -40oC to +85oC, Except as Noted

A

SS

V

DD

V

SS

V

DD

CONDITIONS LIMITS

CDP1822 CDP1822C

PARAMETER SYMBOL

Quiescent Device
Current

Output Low (Sink)
Current

Output High (Source)
Current

Output Voltage
Low-Level

Output Voltage
High-Level

Input Low Voltage V

V

O

(V)

I

DD

- 0, 5 5 - - 500 - - 500 µA

- 0, 10 10 - - 1000 - - - µA

I

OL

0.4 0, 5 5 2 4 - 2 4 - mA

0.5 0, 10 10 4.5 9 - - - - mA

I

OH

4.6 0, 5 5 -1 -2 - -1 -2 - mA

9.5 0, 10 10 -2.2 -4.4 - - - - mA

V

OL

- 0, 5 5 - 0 0.1 - 0 0.1 V

- 0, 10 10 - 0 0.1 - - - V

V

OH

- 0, 5 5 4.9 5 - 4.9 5 - V

- 0, 10 10 9.9 10 - - - - V

0.5, 4.5 - 5 - - 1.5 - - 1.5 V

IL

V

(V)

V

IN

DD

(V)

MIN

(NOTE 1)

TYP MAX MIN

(NOTE 1)

TYP MAX

0.5, 9.5 - 10 - - 3 - - - V

Input High Voltage V

0.5, 9.5 - 5 3.5 - - 3.5 - - V

IH

0.5, 9.5 - 10 7 - - - - - V

Input Leakage Current I

IN

- 0, 5 5 - - ±5- - ±5 µA

- 0, 10 10 - - ±10 - - - µA

V

UNITS

6-12

CDP1822, CDP1822C

Static Electrical Specifications At T

= -40oC to +85oC, Except as Noted (Continued)

A

CONDITIONS LIMITS

PARAMETER SYMBOL

Operating Current
(Note 2)

Three-State Output
Leakage Current

Input Capacitance C
Output Capacitance C

I

DD1

I

OUT

OUT

V

O

(V)

- 0, 5 5 - 4 8 - 4 8 mA

- 0, 10 10 - 8 16 - - - mA

0, 5 0, 5 5 - - ±5- - ±5 µA

0, 10 0, 10 10 - - ±10 - - - µA

IN

----57.5-57.5pF

----1015-1015pF

V

(V)

IN

NOTES:

1. Typical values are for TA = +25oC and nominal VDD.

2. Outputs open circuited; Cycle time = 1µs.

Dynamic Electrical Specifications At T

+ -40 to +85oC, VDD±5%, Input tR, tF = 20ns, VIH = 0.7 VDD, VIL = 0.3 VDD,

A

CL = 100 pF

TEST

CONDITIONS LIMITS

V

PARAMETER

DD

(V)

Read Cycle Times (Figure 1)
Read Cycle t

RC

5 450 - - 450 - - ns

10 250 - - - - - ns

Access from Address t

AA

5 - 250 450 - 250 450 ns

10 - 150 250 - - - ns

Output Valid from Chip-Select 1 t

DOA1

5 - 250 450 - 250 450 ns

10 - 150 250 - - - ns

Output Valid from Chip-Select 2 t

DOA2

5 - 250 450 - 250 450 ns

10 - 150 250 - - - ns

Output Valid from Output Disable t

DOA3

5 - - 200 - - 200 ns

10 - - 110 - - - ns

Output Hold from Chip-Select 1 t

DOH1

520--20--ns

10 20 - - - - - ns

Output Hold from Chip-Select 2 t

DOH2

520--20--ns

10 20 - - - - - ns

Output Hold from Output Disable t

DOH3

520--20--ns

10 20 - - - - - ns

NOTES:

1. Time required by a limit device to allow for indicated function.

2. Typical values are for TA = 25oC and nominal VDD.

V

DD

(V)

(NOTE 1)

MIN

CDP1822 CDP1822C

(NOTE 1)

MIN

TYP MAX MIN

CD1822 CDP1822C

(NOTE 2)

TYP MAX

(NOTE 1)

MIN

(NOTE 2)

(NOTE 1)

TYP MAX

TYP MAX

UNITS

UNITS

6-13