Intersil Corporation CD4034BMS Datasheet

December 1992

CD4034BMS

CMOS 8-Stage Static Bidirectional Parallel/Serial

Input/Output Bus Register

Features

• High Voltage Types (20V Rating)

• Bidirectional Parallel Data Input

• Parallel or Serial Inputs/Parallel Outputs

• Asynchronous or Synchronous Parallel Data Loading

• Parallel Data-Input Enable on “A” Data Lines (3-State
Output)

• Data Recirculation for Register Expansion

• Multipackage Register Expansion

• Fully Static Operation DC-to-10MHz (typ.) at
VDD = 10V

• Standardized Symmetrical Output Characteristics

• 100% Tested for Quiescent Current at 20V

• 5V, 10V and 15V Parametric Ratings

• Maximum Input Current of 1µA at 18V Over Full
Package-Temperature Range;

o

- 100nA at 18V and +25

C

• Noise Margin (Over Full Package T emperature Range):

- 1V at VDD = 5V

- 2V at VDD = 10V

- 2.5V at VDD = 15V

• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”

Applications

• Parallel Input/Parallel Output, Serial Input/Parallel Out­put, Serial Input/Serial Output Register

• Shift Right/Shift Left Register

• Shift Right/Shift Left With Parallel Loading

• Address Register

• Buffer Register

• Bus System Register with Enable Parallel Lines at Bus
Side

• Double Bus Register System

• Up-Down Johnson or Ring Counter

• Pseudo-Random Code Generators

• Sample and Hold Register (Storage, Counting,
Display)

• Frequency and Phase Comparator

Description

CD4034BMS is a static eight-stage parallel-or serial-input
parallel-output register. It can be used to:

1) bidirectionally transfer parallel information between two
buses, 2) convert serial data to parallel form and direct the
parallel data to either of two buses, 3) store (recirculate) par­allel data, or 4) accept parallel data from either of two buses
and convert that data to serial form. Inputs that control the
operations include a single-phase CLOCK (CL), A DATA
ENABLE (AE), ASYNCHRONOUS/SYNCHRONOUS (A/S),
A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PARAL­LEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of
which the eight A data lines are inputs (3-state outputs) and
the B data lines are outputs (inputs) depending on the signal
level on the A/B input. In addition, an input for SERIAL DATA
is also provided.

All register stages are D-type master-slave flip-flops with
separate master and slave clock inputs generated internally
to allow synchronous or asynchronous data transfer from
master to slave. Isolation from external noise and the effects
of loading is provided by output buffering.

Pinout

CD4034BMS

TOP VIEW

24
23
22
21
20
19
18
17
16
15
14
13

VDD
8
7
6
5
4
3
2
1
CLOCK
A/S
P/S

“A” DATA LINES

“B” DATA LINES

“A” ENABLE

SERIAL INPUT

A/B

VSS

1

8

2

7

3

6

4

5

5

4

6

3

7

2

8

1

9
10
11
12

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999

7-837

File Number

3307

CD4034BMS

Parallel Operation

A high P/S input signal allows data transfer into the register
via the parallel data lines synchronously with the positive
transition of the clock provided the A/S input is low. If the A/S
input is high the transfer is independent of the clock. The
direction of data flow is controlled by the A/B input. When
this signal is high the A data lines are inputs (and B data
lines are outputs); a low A/B signal reverses the direction of
data flow.

The AE input is an additional feature which allows many reg­isters to feed data to a common bus. The A DATA lines are
enabled only when this signal is high.

Data storage through recirculation of data in each register
stage is accomplished by making the A/B signal high and the
AE signal low.

Serial Operation

A low P/S signal allows serial data to transfer into the regis­ter synchronously with the positive transition of the clock.
The A/S input is internally disabled when the register is in
the serial mode (asynchronous serial operation is not
allowed).

The serial data appears as output data on either the B lines
(when A/B is high) or the A lines (when A/B is low and the
AE signal is high).

Functional Diagram

SI

AE
A/B
A/S

P/S

CL

STEERING

A DATA LINES

LOGIC

SI

A1 B1Q

SI

6

STAGES

Q

SI

A8 B8

B DATA LINES

Register expansion can be accomplished by simply cascad­ing CD4034BMS packages.

The CD4034BMS is supplied in these 24 lead outline pack­ages:

Braze Seal DIP H4V
Ceramic Flatpack H4P

7-838

Specifications CD4034BMS

Absolute Maximum Ratings Reliability Information

DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V

(Voltage Referenced to VSS Terminals)

Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V

DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . .±10mA

Operating Temperature Range. . . . . . . . . . . . . . . . -55

Package Types D, F, K, H

Storage Temperature Range (TSTG) . . . . . . . . . . . -65

o

C to +125oC

o

C to +150oC

Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265

At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for

10s Maximum

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETER SYMBOL CONDITIONS (NOTE 1)

Supply Current IDD VDD = 20V, VIN = VDD or GND 1 +25oC-10µA

VDD = 18V, VIN = VDD or GND 3 -55

Input Leakage Current

IIL VIN = VDD or GND VDD = 20 1 +25

Except A and B Lines

VDD = 18V 3 -55oC -100 - nA

Input Leakage Current

IIH VIN = VDD or GND VDD = 20 1 +25oC - 100 nA

Except A and B Lines

VDD = 18V 3 -55oC - 100 nA
Output Voltage VOL15 VDD = 15V, No Load 1, 2, 3 +25oC, +125oC, -55oC - 50 mV
Output Voltage VOH15 VDD = 15V, No Load (Note 3) 1, 2, 3 +25oC, +125oC, -55oC 14.95 - V
Output Current (Sink) IOL5 VDD = 5V, VOUT = 0.4V 1 +25oC 0.53 - mA
Output Current (Sink) IOL10 VDD = 10V, VOUT = 0.5V 1 +25oC 1.4 - mA
Output Current (Sink) IOL15 VDD = 15V, VOUT = 1.5V 1 +25oC 3.5 - mA
Output Current (Source) IOH5A VDD = 5V, VOUT = 4.6V 1 +25oC - -0.53 mA
Output Current (Source) IOH5B VDD = 5V, VOUT = 2.5V 1 +25oC - -1.8 mA
Output Current (Source) IOH10 VDD = 10V, VOUT = 9.5V 1 +25oC - -1.4 mA
Output Current (Source) IOH15 VDD = 15V, VOUT = 13.5V 1 +25oC - -3.5 mA
N Threshold Voltage VNTH VDD = 10V, ISS = -10µA 1 +25oC -2.8 -0.7 V
P Threshold Voltage VPTH VSS = 0V, IDD = 10µA 1 +25oC 0.7 2.8 V
Functional F VDD = 2.8V, VIN = VDD or GND 7 +25oC VOH >

VDD = 20V, VIN = VDD or GND 7 +25oC
VDD = 18V, VIN = VDD or GND 8A +125oC
VDD = 3V, VIN = VDD or GND 8B -55oC

Input Voltage Low

VIL VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC - 1.5 V

(Note 2)
Input Voltage High

VIH VDD = 5V, VOH > 4.5V, VOL < 0.5V 1, 2, 3 +25oC, +125oC, -55oC 3.5 - V

(Note 2)
Input Voltage Low

(Note 2)
Input Voltage High

(Note 2)
Tri-State Output

Leakage

VIL VDD = 15V, VOH > 13.5V,

VOL < 1.5V

VIH VDD = 15V, VOH > 13.5V,

VOL < 1.5V

IOZL VIN = VDD or GND

VOUT = 0V

VDD = 20V 1 +25oC -0.4 - µA

VDD = 18V 3 -55oC -0.4 - µA
Tri-State Output

Leakage

IOZH VIN = VDD or GND

VOUT = VDD

VDD = 20V 1 +25oC - 0.4 µA

VDD = 18V 3 -55oC - 0.4 µA
NOTES: 1. All voltages referenced to device GND, 100% testing being

implemented.

2. Go/No Go test with limits applied to inputs.

Thermal Resistance . . . . . . . . . . . . . . . . θ

Ceramic DIP and FRIT Package. . . . . 80oC/W 20oC/W

Flatpack Package . . . . . . . . . . . . . . . . 70

Maximum Package Power Dissipation (PD) at +125oC

For TA = -55
For TA = +100

o

C

Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW

o

C to +100oC (Package Type D, F, K). . . . . . 500mW

o

C to +125oC (Package Type D, F, K) . . . . .Derate

Linearity at 12mW/oC to 200mW

ja

o

C/W 20oC/W

For TA = Full Package Temperature Range (All Package Types)

Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175oC

GROUP A

LIMITS

SUBGROUPS TEMPERATURE

2 +125oC - 1000 µA

o

C-10µA

o

C -100 - nA

2 +125oC -1000 - nA

2 +125oC - 1000 nA

VOL <

VDD/2

VDD/2

1, 2, 3 +25oC, +125oC, -55oC- 4 V

1, 2, 3 +25oC, +125oC, -55oC11 - V

2 +125oC -12 - µA

2 +125oC-12µA

3. For accuracy, voltage is measured differentially to VDD. Limit
is 0.050V max.

θ

jc

UNITSMIN MAX

V

7-839

Specifications CD4034BMS

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

GROUP A

PARAMETER SYMBOL CONDITIONS

Propagation Delay
Parallel In to Parallel Out

Propagation Delay
3 State
AE to Out ‘A’

Propagation Delay
3-State AE to Out ‘A’

Transition Time TTHL

Maximum Clock Input
Frequency

NOTES:

1. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

2. -55oC and +125oC limits guaranteed, 100% testing being implemented.

3. CL = 50pF, RL = 1K, Input TR, TF < 20ns.

PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE

Supply Current IDD VDD = 5V, VIN = VDD or GND 1, 2 -55oC, +25oC- 5 µA

Output Voltage VOL VDD = 5V, No Load 1, 2 +25oC, +125oC,

Output Voltage VOL VDD = 10V, No Load 1, 2 +25oC, +125oC,

Output Voltage VOH VDD = 5V, No Load 1, 2 +25oC, +125oC,

Output Voltage VOH VDD = 10V, No Load 1, 2 +25oC, +125oC,

Output Current (Sink) IOL5 VDD = 5V, VOUT = 0.4V 1, 2 +125oC 0.36 - mA

Output Current (Sink) IOL10 VDD = 10V, VOUT = 0.5V 1, 2 +125oC 0.9 - mA

Output Current (Sink) IOL15 VDD = 15V, VOUT = 1.5V 1, 2 +125oC 2.4 - mA

Output Current (Source) IOH5A VDD = 5V, VOUT = 4.6V 1, 2 +125oC - -0.36 mA

Output Current (Source) IOH5B VDD = 5V, VOUT = 2.5V 1, 2 +125oC - -1.15 mA

Output Current (Source) IOH10 VDD = 10V, VOUT = 9.5V 1, 2 +125oC - -0.9 mA

TPHL
TPLH

TPLZ
TPHZ

TPZL
TPZH

TTLH

FCL VDD = 5V, VIN = VDD or GND

VDD = 5V, VIN = VDD or GND
(Notes 1, 2)

VDD = 5V, VIN = VDD or GND
(Notes 2, 3)

VDD = 5V, VIN = VDD or GND
(Notes 2, 3)

VDD = 5V, VIN = VDD or GND
(Notes 1, 2)

(Note 2)

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

VDD = 10V, VIN = VDD or GND 1, 2 -55oC, +25oC- 10µA

VDD = 15V, VIN = VDD or GND 1, 2 -55oC, +25oC- 10µA

SUBGROUPS TEMPERATURE

9 +25oC - 700 ns

10, 11 +125oC, -55oC - 945 ns

9 +25oC - 400 ns

10, 11 +125oC, -55oC - 540 ns

9 +25oC - 400 ns

10, 11 +125oC, -55oC - 540 ns

9 +25oC - 200 ns

10, 11 +125oC, -55oC - 270 ns

9 +25oC 2 - MHz

10, 11 +125oC, -55oC 1.48 - MHz

+125oC - 150 µA

+125oC - 300 µA

+125oC - 600 µA

-55oC

-55oC

-55oC

-55oC

-55oC 0.64 - mA

-55oC 1.6 - mA

-55oC 4.2 - mA

-55oC - -0.64 mA

-55oC - -2.0 mA

-55oC - -1.6 mA

LIMITS

UNITSMIN MAX

LIMITS

UNITSMIN MAX

-50mV

-50mV

4.95 - V

9.95 - V

7-840

Specifications CD4034BMS

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

LIMITS

PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE

Output Current (Source) IOH15 VDD =15V, VOUT = 13.5V 1, 2 +125oC - -2.4 mA

-55oC - -4.2 mA

Input Voltage Low VIL VDD = 10V, VOH > 9V,

VOL < 1V

Input Voltage High VIH VDD = 10V, VOH > 9V,

VOL < 1V

Propagation Delay
Parallel In to Parallel Out

Propagation Delay
Serial to Parallel Out

Propagation Delay 3-State
AE to Out ‘A’

Propagation Delay 3-State
AE to Out ‘A’

Transition Time TTLH

Maximum Clock Input
Frequency

Minimum Data Setup
Time
Serial Data to Clock

Minimum Data Setup
Time Parallel Data to
Clock

Minimum Clock Pulse
Width

Maximum Clock Rise and
Fall Time (Note 5)

Minimum High Level
Pulse Width AE, P/S, A/S

Input Capacitance CIN Any Input 1, 2 +25oC - 7.5 pF

NOTES:

1. All voltages referenced to device GND.

2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized
on initial design release and upon design changes which would affect these characteristics.

3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.

4. CL = 50pF, RL = 1K, Input TR, TF < 20ns.

5. If more than one unit is cascaded, tRCL should be made less than or equal to the sum of the transition time and the fixed propagation
delay of the output of the driving stage for the estimated capacitive load.

TPHL
TPLH

TPHL
TPLH

TPLZ
TPHZ

TPZL
TPZH

TTHL

FCL VDD = 10V 1, 2, 3 +25oC 5 - MHz

TW VDD = 5V 1, 2, 3 +25oC - 250 ns

TRCL
TFCL

TW VDD = 5V 1, 2, 3 +25oC - 350 ns

VDD = 10V 1, 2, 3 +25oC - 240 ns
VDD = 15V 1, 2, 3 +25oC - 170 ns
VDD = 5V 1, 2, 3 +25oC 700 - ns
VDD = 10V 1, 2, 3 +25oC - 240 ns
VDD = 15V 1, 2, 3 +25
VDD = 10V 1, 2, 3, 4 +25
VDD = 15V 1, 2, 3, 4 +25oC - 120 ns
VDD = 10V 1, 2, 3, 4 +25oC - 160 ns
VDD = 15V 1, 2, 3, 4 +25oC - 120 ns
VDD = 10V 1, 2, 3 +25oC - 100 ns
VDD = 15V 1, 2, 3 +25oC - 80 ns

VDD = 15V 1, 2, 3 +25oC 7 - MHz

TS VDD = 5V 1, 2, 3 +25oC - 160 ns

VDD = 10V 1, 2, 3 +25oC - 60 ns
VDD = 15V 1, 2, 3 +25oC - 40 ns

TS VDD = 5V 1, 2, 3 +25oC - 50 ns

VDD = 10V 1, 2, 3 +25oC - 30 ns
VDD = 15V 1, 2, 3 +25oC - 20 ns

VDD = 10V 1, 2, 3 +25oC - 100 ns
VDD = 15V 1, 2, 3 +25oC - 70 ns
VDD = 5V 1, 2, 3 +25oC-15µs
VDD = 10V 1, 2, 3 +25oC-15µs
VDD = 15V 1, 2, 3 +25oC-15µs

VDD = 10V 1, 2, 3 +25oC - 140 ns
VDD = 15V 1, 2, 3 +25oC - 80 ns

1, 2 +25oC, +125oC,

-55oC

1, 2 +25oC, +125oC,

-55oC

o

C - 170 ns

o

C - 160 ns

-3V

+7 - V

UNITSMIN MAX

7-841