• Floating channel designed for bootstrap operation
Fully operational to +600V
Tolerant to negative transient voltage
dV/dt immune
V
OFFSET
IO+/-200 mA / 420 mA
600V max.
• Gate drive supply range from 10 to 20V
• Undervoltage lockout for all channels
• Over-current shutdown turns off all six drivers
• Independent half-bridge drivers
• Matched propagation delay for all channels
• 2.5V logic compatible
• Outputs out of phase with inputs
• Cross-conduction prevention logic
t
on/off
V
OUT
(typ.)675 & 425 ns
10 - 20V
Deadtime (typ.)2.5 µs (IR2130)
0.8 µs (IR2132)
Description
The IR2130/IR2132(J)(S) is a high voltage, high speed
power MOSFET and IGBT driver with three independent
high and low side referenced output channels. Proprietary
HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with CMOS or LSTTL
outputs, down to 2.5V logic. A ground-referenced
operational amplifier provides analog feedback of bridge
current via an external current sense resistor. A current
trip function which terminates all six outputs is also
signal
derived from this resistor. An open drain
indicates if an over-current or undervoltage shutdown has
occurred. The output drivers feature a high pulse current
buffer stage designed for minimum driver cross-conduction.
Propagation delays are matched to simplify use at high frequencies. The floating channels can be used to drive
N-channel power MOSFETs or IGBTs in the high side configuration which operate up to 600 volts.
FAULT
Packages
28-Lead SOIC
28-Lead PDIP
44-Lead PLCC w/o 12 Leads
T ypical Connection
(Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical connections only. Please refer
to our Application Notes and DesignTips for proper circuit board layout.
www.irf.com1
IR2130/IR2132
J)(S
(
)
Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to VS0. The Thermal Resistance and Power Dissipation ratings are measured
under board mounted and still air conditions. Additional information is shown in Figures 50 through 53.
SymbolDefinitionMin.Max.Units
V
B1,2,3
V
S1,2,3
V
HO1,2,3
V
CC
V
SS
V
LO1,2,3
V
IN
V
FLT
V
CAO
V
CA-
dVS/dtAllowable Offset Supply Voltage Transient—50V/ns
P
D
Rth
JA
T
J
T
S
T
L
High Side Floating Supply Voltage-0.3625
High Side Floating Offset VoltageV
High Side Floating Output VoltageV
B1,2,3
S1,2,3
- 25V
- 0.3V
B1,2,3
B1,2,3
+ 0.3
+ 0.3
Low Side and Logic Fixed Supply Voltage-0.325
Logic GroundVCC - 25V
Low Side Output Voltage-0.3V
Logic Input Voltage (
Package Power Dissipation @ TA≤ +25°C(28 Lead DIP)—1.5
(28 Lead SOIC)—1.6W
(44 Lead PLCC)—2.0
Thermal Resistance, Junction to Ambient(28 Lead DIP)—83
(28 Lead SOIC)—78°C/W
(44 Lead PLCC)—63
Junction Temperature—150
Storage Temperature-55150°C
Lead Temperature (Soldering, 10 seconds)—300
Recommended Operating Conditions
The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the
recommended conditions. All voltage parameters are absolute voltages referenced to VS0. The VS offset rating is tested
with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in Figure 54.
SymbolDefinitionMin.Max.Units
V
B1,2,3
V
S1,2,3
V
HO1,2,3
V
CC
V
SS
V
LO1,2,3
V
IN
V
FL T
V
CAO
V
CA-
T
A
Note 1: Logic operational for VS of (VS0 - 5V) to (VS0 + 600V). Logic state held for VS of (VS0 - 5V) to (VS0 - VBS).
(Please refer to the Design Tip DT97-3 f or more details).
Note 2: All input pins, CA- and CAO pins are internally clamped with a 5.2V zener diode.
2www.irf.com
High Side Floating Supply VoltageV
S1,2,3
+ 10V
S1,2,3
+ 20
High Side Floating Offset VoltageNote 1600
High Side Floating Output VoltageV
S1,2,3
V
B1,2,3
Low Side and Logic Fixed Supply Voltage1020
Logic Ground-55
Low Side Output Voltage0V
Logic Input Voltage (
Output VoltageV
FAULT
Operational Amplifier Output V oltageV
Operational Amplifier Inverting Input VoltageV
HIN1,2,3, LIN1,2,3
& ITRIP)V
SS
SS
SS
SS
CC
VSS + 5
V
CC
VSS + 5
VSS + 5
Ambient T emperature-40125°C
V
IR2130/IR2132
J)(S
(
Dynamic Electrical Characteristics
V
BIAS
(VCC, V
BS1,2,3
) = 15V, V
= VSS, CL = 1000 pF and TA = 25°C unless otherwise specified. The dynamic
S0,1,2,3
electrical characteristics are defined in Figures 3 through 5.
SymbolDefinitionFigure Min. T yp. Max. Units Test Conditions
t
on
t
off
t
t
t
itrip
t
bl
t
flt
t
flt,in
t
fltclr
DTDeadtime(IR2130)181.32.53.7
SR+Operational Amplifier Slew Rate (+)194 .46.2—
SR-Operational Amplifier Slew Rate (-)202.43.2—
NOTE: For high side PWM, HIN pulse width must be ≥ 1.5µsec
= VSS and TA = 25°C unless otherwise specified. The VIN, VTH and IIN parameters
S0,1,2,3
HIN1,2,3
&
LIN1,2,3
. The VO and IO parameters
mA
dB
VCC = 10V & 20V
CACACA-
CA-
mA
CA-
CA-
PW ≤ 10 µs
PW ≤ 10 µs
CA-
= 2.5V
CA-
=0.1V & 5V
CA-
CA-
= 0V, VS0 = 1V
= 1V, VS0 = 0V
= 0V, VS0 = 1V
V
CAO
= 1V, VS0 = 0V
V
CAO
= 0V, VS0 = 5V
CAO
= 5V, VS0 = 0V
CAO
IN
IN
= 0.2V
= 0.2V
= 4V
= 2V
= 0V
= 5V
= 0V
= 5V
Lead Assignments
28 Lead PDIP44 Lead PLCC w/o 12 Leads28 Lead SOIC (Wide Body)
IR2130 / IR2132IR2130J / IR2132JIR2130S / IR2132S
Part Number
4www.irf.com
Functional Block Diagram
IR2130/IR2132
J)(S
(
)
Lead Definitions
SymbolDescription
HIN1,2,3 Logic inputs for high side gate driver outputs (HO1,2,3), out of phase
LIN1,2,3Logic inputs for low side gate driver output (LO1,2,3), out of phase
FAULTIndicates over-current or undervoltage lockout (low side) has occurred, negative logic
V
CC
ITRIPInput for over-current shutdown
CAOOutput of current amplifier
CA-Negative input of current amplifier
V
SS
V
B1,2,3
HO1,2,3High side gate drive outputs
V
S1,2,3
LO1,2,3L ow side gate drive outputs
V
S0
www.irf.com5
Low side and logic fixed supply
Logic ground
High side floating supplies
High side floating supply returns
Low side return and positive input of current amplifier
IR2130/IR2132
HIN1,2,3
LIN1,2,3
ITRIP
FAULT
HO1,2,3
LO1,2,3
Figure 1. Input/Output Timing DiagramFigure 2. Floating Supply Voltage Transient Test Circuit
J)(S
(
)
HIN1,2,3
50%50%
HIN1,2,3
LIN1,2,3
50%50%
LIN1,2,3
LO1,2,3
HO1,2,3
50%50%
DTDT
HO1,2,3
LO1,2,3
t
r
on
90%90%
10%10%
t
off
t
Figure 3. Deadtime Waveform DefinitionsFigure 4. Input/Output Switching Time Waveform