Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent
licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.
© INTEL CORPORATION, 1996 Februa ry 1996 Order Number: 272807-000
®
PRODUCT PREVIEW
87C196LB
CHMOS 16-BIT MICROCONTROLLER
Automotive
NOTE
This datasheet contains information on products in the design phase of development. The
specifi catio ns are subj ect to change without notice. Veri fy with your local Inte l sales office
that you have the latest datasheet before finalizing a design.
The 87C196LB is a high-performance 16-bit microcontroller with integrated support for the J1850 communication
protocol. The 87C196LB is composed of a high-speed core with the following peripherals: an
asynchronous/synchronous serial I/O port (8096 compatible) with a dedicated 16-bit baud-rate generator; an
additional synchronous serial I/O port with full duplex master/slave transceivers; a six-channel A/D converter with
sample and hold; a flexi ble timer/coun ter structure with prescaler, casca ding, and quad rature capabili ties; six
modula rized, multiplexed hig h-speed I/O for capt ure and compare (cal led event proces sor array) with 200 n s
resolution and double buffered inputs; and a sophisticated prioritized interrupt structure with programmable
peripheral transaction server (PTS). The clo ck doubler circuitry and oscillator output sig nal enable a 4 MH z
resonator to achieve the same interna l clock speed as a more costly 8 MHz resonator in previo us applicati ons.
This same circuitry can drive other devices where a separate resonator was required in the past. Another costsavings feature is the fact that the I/O ports are driven low at reset, avoiding the need for pull-up resistors.
■ 20 MHz operation
†
■ 24 Kbytes of on-chip OTPROM
■ 768 bytes of on- chip register R AM
■ Register-to-register architecture
■ Peripheral transaction server (PTS)
with high-speed, microcoded interrupt
service routines
■ Integrated, industry-standard J1850
communication protocol
■ Six-channel/10-bit A/D with sample and
hold
■ High-speed event processor array
— Six capture/compare channels
— Two compare-only channels
— Two 16-bit software timers
†
16 MHz standard; 20 MHz is speed premium
■ Ful l- du p l ex s er i al I/O port wit h
dedicated baud-rate generator
■ Enhanced full-duplex, synchronous
serial I/O port (SSIO)
■ Programmable 8- or 16-bit external bus
■ Optional clock doubler with
programmable clock output signal
■ SFR register that indicates the source
of the last reset
■ Design enhancements for EMI
reduction
■ Oscillator failure detect ion circuit ry
■ Watchdog timer (WDT)
■ –40° C to +125° C ambient temperature
■ 52-pin PLCC package