Intel iapx 432 User Manual

inter

iAPX 432

Interface Processor

Architecture Reference

Manual

171863-001

iAPX

432

INTERFACE

INTEL

P~OR

Manual Orner

Release

Number

1.1

171863-001

Oamponents

Intel

Cb~right

Corporation,

3065

(C)

Bowers

1981,

Intel

Avenue, Santa

Corporation

Clara,

California

95051

Additional obtained

oopies

from:

of

this

manual

or

other

Intel

literature

may

be

Literature Intel

3065

Santa

The

information

Intel

material,

Corporation

BCMers

Clara,

Corporation

including, merchantability Corporation

in

this

oor

to

keep

Intel

Corporation

circuitry

other

Intel

circuit

software

property

subject defined

assumes

document.

current

other

of

Intel

to

restrictions

in

ASPR

Department

Avenue

CA

95051

in

this

makes no

but

and

no

Intel the

assumes no

than

patent

licenses

products

Corporation.

7-104.9

document

is

warranty

not

limited

fitness

for

responsibility

Corporation

information

responsibility

circuitry

are

oopyr

stated

(a)

(9).

in

subject

of

any

to,

a

particular

for

makes

oontained

embodied

~lied.

ighted

Use,

duplication,

Intel's

to

change

kind

the

any

errors

00

in

an

by

and

software

with

inplied

p..1rpose.

camti

this

for

the

Intel

shall

or

without

regard

warranties

that

may

trnent

to

document.

use

product.

remain

disclosure

license,

notice.

to

this

of

Intel appear update

of

any

No

the

or

as

is

No

part

by

any means

The

following

am

may

BXP

CREDIT

iR

ICE

iCS

~

INSITE

Intel

intelR

and

the

numerical

of

this

document

without

are

be

used

only

R

combination

suffix.

may

the

prior

trademarks

to

identify Intelevision

Intellec

iRMX

iSBC iSBX

Library

M:SR Megachassis

Micromainframe

of

lCE,- iCS,

be

copied

written

of

Intel

R

Manager

i~,

or

reproduced

consent

of

Corporation

products:

iSBC,

iSBX,

in

any form

Intel

and

Corporation.

its

affiliates

Micrornap Multibus

MultiIOOdule Plug-A-Bubble

PROMPT

Promware

~/80

System 2000

UPI

uSoope

~,

or

R

RMX

or

R

and a

ii

PREFACE

Understanding

432,

requires information. 432

Interface

general

these

432

prerequisites.

o The

the

introduction

o The

171821, features

o The

Manual,

information

Processor

rrost

the This Rather

in references are IP

(IP),

manual

similar

than

the

companion documents,

common

are

presented

for among

appropriate.

any complex comp.lting

the

Before

Processor,

concepts.

INTEL

broad

Introduction

iAPX

important

Interface

describes

in

duplicate

descr

assimilation reading

this

the

Intel

offers

432 System Summary, Order

picture

to

restricts

which

432 Order

on

(GOP).

of

the

432

to

the

discussion

distinguish

General

Number

one

type

Its

terminology

Processor

many

iptions

another

respects

all

of

432

the

of

processors.

and

oontrasted

system,

of

manual on

reader

432.

system.

iAPX

the

Data

Processor

171860-001,

of

glossary

which

manual.

processor,

to

a

general

this

features

Unique

a

great

should

three

It

should

432

Architecture,

to

432.

432

processor,

is a concise

is

GOP

and 432

manual

of

features

with

those

such

the

as

the

Intel

deal

of

architecture

have conmand

documents which

Number

171867,

be

read

as a first

Order

general

Archi

architecture

tecure

provides

a

General

surrmary

required

the

Interface

different

when

in

information

relies

432

am

00

archi

tecture

functions

of

the

iAPX

technical

of

the

of

the

provide

provides

Number

Reference

detailed

Data

of

the

reading

Processor

others.

oontained

above

which

of

the

GOP

when

Chapters 1 through 6 of

the

Interface

Processor, cx:x>peration between an logical for interrupts,

the

I/O

processor

objects,

am

descriptions

initialization

this

IP

for

manual

allowing

and

Peripheral

a 432

of

may

are

the

system.

windCMs

be

foum

oomposedof

reader

to

Subsystems Detailed

and

functions,

in

the

apperrlices.

descriptions

understand

in

forming a

the

representations

faults,

iii

of

TABLE

OF

CCNl'ENI'S

TITLE

1.

KE'Y'

1-1.

1-2.

1-3.

1-4.

1-5.

crncEP'l'S

Peripheral Basic Peripheral

...•.....•.•..•....••.....•••.•••••••••...•..•..

Subsystems

I/O

~e1

Subsystem

Peripheral

Attached Processor Interface

Peripheral

I/O

Controller

Execution Environments

Wind~

Functions

I/O

lv1OO.el

Data

I/O

StmmaI"Y

Flow

EKaII1J?le

GOP

Process Printer Printer Printer

Supplementary

Physical

Reference

Interconnect

••••••••••••••••••••••••••••••••••••

•••••••••••••••••••••••••••••••••••••••••• Interface

Subsystem

Interface

••••••••••••••••••••••••••• Hardware

•••••••••••••••

•••••••••••••••••••••••••••••••••

Processor

Subsystem

Interface

Software

•••••••••••••••

••••••••••••••••••••••••••••••••••

•••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••••••

Summary

•••••••••••••••••••••••••••••••••••••••••••

Server Task Task (Device Task) Reply Task Interface

Access

•••••••••••••••••••••••••••

Perspective

••••••••••••••••••••••••••••

Perspective

Processor

r.t:>de

•••••••••••••••••••••••••••••••

Facilities

•••••••••••••••••••••••••••••••••••

••••••••••••••••••••

•••••••••••••

•••••••••••••••••••••

•••••••••••••

~

•••••••••

-

•••

PAGE

1-1

1-4 l-7

1-7 1-7 1-9

1-10

1-11 1-11

1-13 1-14

1-14 1-16

1-19 1-21 1-21

1-21

1-22 1-22

1-22

2.

CB.:JEX::!'IS

2-1.

2-2.

2-3. 2-4.

2-5. 2-6.

2-7. 2-8.

iv

.ANI) OPERAroRS

S~y

Envi romnent

IP

C>]?er

Obj

ect

Addressing and Global

Of

Interface

ators

•••••••••••••••••••••••••••••••••••••••

Processor

•••••••••••••••••••••••••••••••••••••••••••

Facilities

•••••••••••••••••••••••••••••••••••••••••• Storage

Objects For Program Environments Facilities Processes Process Facilities

For Asynchronous Communication

and I£x::al Storage Resource

Scheduling and Dispatching

For Object

Management

Context Environment Manipulation

The

Four Direct Oi:>ject

vs.

Selectors Entering Entering

Entry

an Access Segment

the

Access Segments

Indirect

Accessibility

•••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••

Global Access Segment

••••••••••••••••

Management

••••••••••

•••••••••••••••••••••••••

••••••••••••••••

Management

••••••••••

•••••••••••••••••••••••

•••••••••••••••••••••••••

••••••••••••••••••••••••

•••••••••••••••••••••

II

••••••

••••••••••••••••••••

2-1

2-2

2-3

2-7 2-7

2-8

2-9

2-10 2-12 2-12

2-12

3.

~

3-1.

3-2.

3-3. 3-4.

3-5.

•••••••••••••••••••••••••••••••••••••••••••••••••••••

WindCM

Random Block Mode.Data

Interconnect

AttribJtes

Wioo~

Subrange Base Address Object

Direction

Transfer Transfer

O\Terlay

Address Recognition Consistency

Block Block Block Block Block

Status Reference

............................................

Status Mode

•••••••••••••••••••••••••••••••••••••••••••••••

Operation

Check

Mode

Data

Mode Mode MOde r.1c>de Mode

Transfers

Transfer

Transfer Attributes Consistency Operation Termination Addressing

••••••••••••••.•••••••••••••••••••••••••••

arrl

Subrange

•••••••••••••••••••••••••••••••••••••••

Size

.

.........................................

•••••••••••••••••••••••••••••••••••••••••

•••••••••••••••••••••••••••••••••••

.....................................

· ............................... .

Check

••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••

· ............................... .

•••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••

3-1

3-2 3-2 3-4 3-5

3-6 3-6 3-6

3-7 3-9 3-9 3-9

3-12

3-14 3-14 3-15 3-15

3-16

3-17 3-20

4.

FtJNCI'IOOS

4-1. 4-2.

4-3. 4-4.

5 •

PIIY'S

5-1. 5-2.

5-3.

6.

FAULTS

6-1.

6-2.

•••••••••••••••••••••••••••••••••••••••••••••••••••

Function Function

Process Function

Function Function Function

ICAI..

Reference Physical Physical

Facility Requests

Selection

Opcodes Operands

~ecu

Completion

REF'ERmCE:

Reference Reference

tion

Mode

Interface

••••••••••••••••••••••••••••••••••••••••

•••••••••••••••••••••••••••••••••••••

. ............................ .

......................................

.....................................

•••••••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••••

lvDDE

Switching

•••••••••••••••••••••••••••••••••••••

· ............................... .

MOde

Addressing

Mode

Functions

. ...................... .

......................................................

Fault

Reporting Physical Wgical Categories

Window-Mapped

Mode

Context-level

Process-level

Processor-level

Haooling . ......................................... .

..........................................

Mode

.........................................

..........................................

of

Logical

Data

Mode Faults Faults

Faults Transfer

Faults

•••••••••••••••••••••••••••••

•••••••••••••••••••••••••••

•••••••••••••••••••••

4-1 4-1 4-4 4-4 4-4 4-6

4-9 4-9

5-1 5-1 5-2 5-2

6-1 6-1

6-2 6-2 6-2

6-3

6-4

6-6

v

APPENDICES

A.

SYS'm1

A-I.

A-2.

A-3.

B.

FUNCTICN

c.

FA~T

C-l. C-2.

C-3.

C-4.

D. IN'lERRlJP'r E.

SYS'I'm E-l. E-2. E-3.

F.

INTERPRX!ESS

~

Context Process Processor

S~y

Fault Fault Object Non-Instruction

INITIAl.JIZATlOO

System Reset Establishing System

S~

Objects Objects

Objects

S~Y

Reporting ..........................................

Information

Level

lIAN'DLING...........................................

............................................

•••••••••••••••••••••••••••••••

Operator

•••••••••••••••••••••••••••••••••••••••

.

.........................................

........................................

"

Areas

Interface

..................................

Faults

•••••••••••••••••••••••.••••••••••••••••

•••••••••••••••••••••••••••••

Faults

•••••••••••••••••••••••••

•••••••

e._

•••••••

.

.............................................

an

Startup

~CATICN

Execution

...........................................

Environment

AND

DISPATCHING

••••••••••••••••••••

EXAMPLE

••••••••••

Page A-l

A-I

A-3 A-7

B-1 C-l

C-l C-l C-5 C-IO

D--1

E-l E-l E-2 E-5

F-l

vi

TABLES

TITLE

1-1. 2-1.

2-2. 2-3.

3-1.

B-1. B-2.

B-3.

D-l.

E-l.

Printer

IP/GDP IP/GDP

Example Legend System Object Comparison Operator Comparison

Direct/Indirect

Window

Attribute

Alphabetical

IP

Function IP Function Interrupt

Window

Configuration

Summary Summary

Sources

Accessibility

Summary

Index

to

by Function

by Operator

•••••••••••••••••••••••••••••••••••••••• Following

•••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••

•••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••

•••••••••••••••••••••••••••••••••

IP Functions

•••••••••••••••••••••••

Code

ID

INIT

•••••••••••••••••••••

•••••••••••••••••••••••

••••••••••••••••••••••

PAGE

1-18

2-3

2-5

2-11 3-3

B-2

B-3

B-4 0-4

E-7

vii

FIGURES

TITLE

1-1. 1-2.

1-3.

1-4.

1-5. 1-6. 1-7. 1-8. 3-1.

3-2. 3-3. 3-4.

3-5. 3-6.

4-1.

4-2. 4-3.

4-4.

4-5.

4-6.

6-1.

0-1.

E-l.

F-l.

F-2.

F-3. F-4. F-5. F-6

432

System Basic I/O Service Cycle Peripheral Peripheral

Interface I/O Data

Pr

inter

~aInple

~ry

Subrange/Window

Valid

Window/Object Random Block Block

Mode

Mode Function Request Area Function

and

Peripheral

Subsystems

•••••••••••••••••••••••••••••••••• Subsystem Subsystem

Processor

Flow E::KaInple Pr

int

Over

lay

Summary Object

•••••••••••••••••••••••••••••••••••••••••••

Interface Interface

Window

••••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••••••••

......................................

Attributes

Mapping

Mode

Transfers

••••••••••••••••••••••••••••••••••••

Writes--Swept Addressing

Reads--Source Addressing

••••••••••••••••••••••••••••••••••••

~arrple

•••••••••••••••••••••••••••••••••••••••••

•••••••••••••••••••••••••••••••

(Logical

••••••••••••••••••••••••••••••

Function Performance Phases-AP Furl.ction Operand 'I'ypes

Object

Selection

•••••••••••••••••••••••••••••••••••••••••

Basic IP Function Execution

Fault Interrupt

Reporting

Handler

State

Processor Object Location Print

~ample

Objects

IP Performs Blocking

GOP

~ecutes

IP

Responds

Window

Print

Manipulation

Reply

SEND

to

and

IOC

••••••••••••••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••• Flow

••••••••••••••••••••••••••••••••••••

. ...................................... .

••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••

RECEIVE

Unblocks

•••••••••••••••••••••••••••••••••••••••

••••••••••••••••••••••••••••••••••••••

•••••••••••••••••••••

•••••••••••••••••••••••••••

Hardware

••••••••••••••••••

Mode)

••••••••••••••••

••••••••••••••••••••••

View

••••••••••••••••••••••

•••••••••••••••••••••••••

•••••••••••••••••••••••••••••

REX:EIVE

•••••••••••••••••••

PAGE

1-2

1-5 1-6 1-8

1-12

1-15 1-17 1-20

.

3-8 3-10 3-11 3-13 3-18 3-19

4-2 4-3

4-5 4-7 4-8 4-10

6-5

D-2

E-3

F-2

F-ll

F-12

F-13 F-14 F-15

viii

CHAPTER

KEY

CCNCEPTS

1

This connection

Peripheral

Section Peripheral of

chapter

first

I/O

four

operations,

Interface reviews for

an

the

simple

example

with

Subsystems

Processors

the

interface

1-3

Subsystem

IP.

introduces addressing, special

1-1.

A

typical

consists

situations.

PERIPHERAL

application

of

Subsystems. which employs composed or

more

these

more

of

one

Interface

processors.

processes

introduces

sections

inIXlt/output fran

432' s

basic

between a

descr

In

ibes

the

fourth

~lementation

two

additional

the

iAPX

cover

(PS),

the

432

link

model

Peripheral

the

hardware and

interface,

section

physical

the

operations.

which

data

these

of

with

is

reviewed.

reference

IP

SUBSYSTEMS

based

on

the

a 432 .system and one

Figure

two

or

which

1-1

illustrates

Per

ipheral

more

iAPx

Processors,

The 432

system

execute

Subsystems. The 432 system hardware

432

General

and a

on

the

432

Interface

IP

as

it

Section

are

responsible

processing

together.

inp.lt/outp,lt,

Subsystem and

software

particular

the

I/O

roc>del

The m::>de

facilities

iAPX

432

or

more

a

hypothetical

Data

COII1I'OC>n

software

memory

is a collection

GDP(s).

Processor

is

used

1-1

distinguishes

for

system,

and shows how

The second

pointing

the

that

conpr

emphasis on

i.s

summar

final

section

and

that

are

provid.ed

microprocessor

satellite

configuration

Processors

which

(IP).

The

normally

the

bulk

section

out

the

need

432

system.

ise

this

the

role

ized

and a

of

the

interconnect

for

family

Peripheral

(GDPs),

is

shared

of

one

in

of

is

by

or

A fundamental

system

processes

environment

have any Conceptually, objects

in

oper.ations.

principle

the

432 system

memory

of

is

direct

from

the

432

se

If-contained.;

oontact

is

enclosed

possible

architecture

nei

ther

with

by

the

a

damage by

is

that

processors

"outside

wall

that

uncontrolled

the

432 nor

world."

protects

I/O

1-1

iAPX

432

Interface

Processor

Architecture

Reference Manual

432

System/Peripheral

Figure

1-1

Memory

Subsystem

432

System and

432

Boundary

Peripheral

SljbSystems

1-2

In

a 432-based

inplt/out];Xlt

includes

A

Peripheral

memory,

software.

application

number number

A

Peripheral that executes channel,

complement

device

I/O

The number

depems

may

be

of

GDPs

it

assumes

in

however, each

of application system

that

microcooputer

a

432

Peripheral

A

Peripheral

iAPX

Interface these very and

432

is

general

16-bit

Interface

Processor

the

microcomputer

system,

operations

control,

Subsystem

devices

var

ied

in

the

is

am

of

on

the

with

system.

the

bulk

is

delegated

timing,

an autonomous computer system

controllers,

Peripheral

I/O-intensiveness

changing

Subsystem resembles a

responsibility

parallel

with

for

432 system

Peripheral

hardware and

cost

can

bus,

am

oonmunicate

such

performance

as

Intel's

software

Subsystem.

Subsystem

is

attached

Processor

presents standard interface

432

that

two

processor

can

buses.

of

processing

to

Peripheral

interrupt

at

handling

least

Subsystems employed

of

needs,

and

conventional

l~level

I/O

processor(s).

Subsystem

can

resources

requirements.

over

a

standard

Multibus'IM

to

the

432

(IP).

separate

be

At

packet

adapted

the

bus

bus and

to

required

Subsystems;

and

one

processor,

the

application;

is

independent

mainframe

device

Unlike a simple

be

configured

that

precisely

In

8-

design,

system

by

hardware

interfaces.

the

nost

traditional

KEY

CCHE?TS

to

support

buffer

with

in

its

any

channel

su~rt

general,

or

may

serve

means

level,

One

other

this

ing

given

of

with

fits

l6-bi

of

is

•

own

and the

the

in

and

a

any

t

as

an an of

a

8-

The

Interface

'lb

sUQ?Ort

separates

the

a

Peripheral

provides a set

expose a its

single

contents Subsystem. Tb protection with

windowed

mechanisms

segment.

An

Interface

which

are

operation

considerably,

be

manipulated

system

processes

Processor

also

of

they

Processor

is

transfer

Subsystem from

of

software-controlled

object

may

(data

be

transferred

preserve

in

the

access

to

432

additionally

invoked

these

by

Peripheral

functions

generally

as

enti

ties,

and

software

driven

of

information

structure)

the

integrity

432

system,

objects

(and

permit

and

executing

by

Peripheral

through

the

432

windows. A window

in

432

system

to

or

from

of

the

IP

only

which

provides

Subsystem

the

objects

enable

are

of

a

software.

returned

in

432 system

conmunication between 432

in a Peripheral

Subsystem

the

software.

wall

system,

is

memory

the

Peri.pheral

capability-based

provides

system

set

of

functions,

type

While

results)

memory

Subsystem.

that

the

used

so

that

the

data

varies

IP to

PS

the

to

1-3

iAPX

It

is

~rtant

utilize

and protection object, Subsystem

1-2.

As

figure

are

and a

software

BASIC

based

processes

this

software

manual, a

in

managing an

consumer device

or

(e.

spc:x>ler).

432

Interface

to

strictly

systems.

function

I/O

MODEL

1-2

illustrates,

on

the

and

device

the

I/O

device.

producer

9

.,

a

Processor

note

that

enforce

Thus, a window

provides

to

interact

notion

of

tasks

task

Peripheral

An

of

data.

terminal),

Architecture

both

the

window and

standard

provides

a

E.rotected

with

input/output

passing

located

is

the

432

operations

messages between 432 system

in a Peripheral

consi.dered

Subsystem which

I/O

device

is

Thus an

a

file,

or

Reference

function

432

protected

way

system.

to

be

the

is considered I/O

device

a

pseudo-device

Manual

facilities

addressing

access

for

Peripheral

in

a 432

Subsystem.

hardware and

responsible

to

be

either

may

be

a

(e.

and

to

an

system

In

for

a

real

g.,

a

A message

contains

"read carries the

device process. acknowledge

A

very between Peripheral but

in

with

the

subsystem boundary,

system

sent

information

file

XYZ"). The

out

the

task

The

completion

general

processes

Subsystem may,

any

case,

432's.

can

be

from a

operation.

returns

device

and

By

made

compatible

GOP

that

describes

device

the

task

may

of a request.

very

is

such a

powerful

inherent

or

may

facility

inter:PQsing a

the

standard

process

If

an

data

also

in

not,

with

which

the

requested

task

interprets

operation

as

a message

return

mechanism

the

432

have

will

not

Peripheral

432

any

device

requests

operation the

generates

to

a message

for

passing

architecture.

its

own message

be

directly

Subsystem

interprocess

task

(see

I/O

service

(e.g.,

message and

input

the

originating

to

posi

ti

messages

A

facility,

compatible

interface comnunication figure

1-3).

data,

vel

y

given

at

1-4

432

System

Service

Order

Messaqe

Peripheral

KEY

Subayatem

CONCEP'IS

-------------------

Procesa

O.

1.

2. order,

o

Process service Process describing device Device

task task interprets

running formulates

service,

receives

on

GDP

message

sends

service

it

Figure

needs

it

1-2

I/O

to

Service

Reply

Message

Basic

3.

Device service

4.

Device

containing

it

5.

Originating

it,

I/O

task

order

task

back

to

executes

Service

transfers

parameters

formulates result originating

of

process

accordingly

Cycle

Device

Task

data

reply

transfer

process.

receives

-V

according

message

operation,

reply,

(:;'\

to

sends

interprets

1-5

iAPX

432

Interface

System

Processor

-------Peripheral

Architecture

Reference

Subsystem

Manual

------------

Figure

1-3

Peripheral Subsystem

Interface

Device

Task

f

1-6

1-

3.

PERIPHERAL

A

Peripheral

software

that

SUBSYS'lm

Subsystem

acts

as

oammunication between a

in a Peripheral Subsystem Peripheral desired a

collection

appearance

Subsystem. Viewed from

interface

Subsystem

to a device

of

tasks.

INTERFACE

interface

is

an ad.aptor which

process

appears

interface

to

in

be

may

task.

a

collection

enables

the

432 system and a

the

432

a

set

be

designed

For example,

side,

of

processes. it

of

hardware and

message-based

device

the

Peripheral

to

present

may

look

task

The

any

like

PERIPHERAL

The

Peripheral Interface figure

~

controller. facili as

a

both

ATrACHED

the

Most any

an

iAPX

be

dedicated

It

may,

SUBSYSTEM

Processor,

1-4).

ties.

Considered

logical

432

system and

PIU:X'3SOR

general-purpose

88,

can

for applications. Peripheral

Subsystem,

synchronization

multiple

as

controllers)

Interface

the

processors,

AP.

may

Processor

INTERFACE

Subsystem

an

To

improve

The

I/O

processor,

be

used

exclusively

example,

Thus,

the

or

and

coordination,

only

Other

processors ( or

be

given

should

HARDWARE

interface

Attached

performance,

AP

and

as

a whole,

which

the

Peripheral

processor,

as

an

Attached

to

working

also

AP

it

one

execute

may

of

access

be

centralized

hardware

Processor

the

supports

Subsystem.

such

with

device

be

one

in

these

should

active

to

IP windows,

(AP), and

these

AP

IP

/IP

may provide

pair

software

as

an

Processor.

the

task

the

only

of

Peripheral

be

agents,

in

the

consists

be

augmented by a

complementary

may

be

operations

8085,

an

The

Interface

software

processor

several.

Subsystems

designated

such

but

control

Attached

of

a 432

tnem:)ry

thought

iAPX

AP

86

need

Processor.

or

in

'lb

insure

to

serve

as

of

Processor.

(see

of

in

or

not

user

the

with

IJ.V\.

the

As

figure

1-4

in a logical signals the

AP

and one

via

shows,

sense

an

interrupt

the

only.

interrupt

controller).

AP

is

The

line

"attached"

physical

connections

(which would

to

the

typically

Interface

are

standard

be

Processor

bus

routed

to

1-7

iAPX

432

Interface

Processor

Architecture

Reference Manual

432

Memory

432

System

"tt

H

o

(1

en

UI

o

H

I

3:

(1)

:I

o

H

'<

H

::s

rt

en

H

(1

o

::s

(1)

n

rt

--------.~

~~~---------

'-------01

Peripheral

"tt

co

t1

~.

~----

:J"

(1)

t1

I»

I-'

~

~Attached

~

~Iprocessor

rt'

(1)

EJ

to

I-----~--'

;

.....

-

Optional ontrolle

.....

.........

Subsystem

DMA

---.

-...~-

PS

Memory

-,

J

Logical

:)

I/O

Processor

1-8

Figure 1-4

Peripheral

Subsystem

Interface

Hardware

KEY

COOCEPTS

Continuing Processor

alter transfer

the

operations

INTERFACE

The

IP

completes

between

the

provides

so

that the they

As

software

432

are

figure

discussed

Peripheral packet

the

and

The

bus hardware the

Peripheral

Interface

same way

memory,

including functional

the

notion fetches flow

P~SSOR

instructions,

of

execution,

the

Peripheral

functions

which

running

system.

Since in

1-4

shows,

Subsystem bus

interface.

link

that

Subsystem.

Processor

as a GDP.

the

IP

supports

interprocessor

redundancy

of

the

within

the

logical

Subsystem and

effectively

on

the

these

the

interface

By

br

permits

connects

Thus,

in

checking.

logical

I/O

provides

and

performs

Peripheral

I/O

processor

the

extend

logical

I/O

facilities

section.

Interface

idging

data

to

addition

other

Processor

and a

the

two

to

flOll between

the

to

432

hardware-based

comnunication,

processor,

the

instructions

arithmetic,

Subsystem.

by

providing

432

system.

the

AP's

processor

are

software-controlled,

standard

buses,

432

system

being

able

alarm

the

logic

data

The

instruction

can

operate

presents

432

the

IP

the

432

in

exactly

to

access

facilities,

signaling

Attached

needed

and

to

data

paths

IP

also

set

in

both

processor

provides

system

the 432

and

a

On

the

I/O

interface

that microprocessor well

as

the

component

IP

is

oonnected

memory

bytes Peripheral Peripheral

component;

long.

Subsystem

range. The

IP

generally Processor Processor event

has software identify

also

uses

occurred

on

the

subsystem

can

bus,

to

it

Like

a menory,

responds

supplies

this

which

AP

may

nature

of

side,

be

including

buses

the

Peripheral

the

adapted

Intel's

of

the

IP

to

MCS-8S

occupies a blOCK

the

IP

(except

memory

line

requires

read

the

as

references

like

an

to

notify

status

event.

noted

a

memory

interrupt

fts

information

provides

any

standard

Multibus'lM

and

Subsystem

of

memory

behaves

below).

that

canponent.

signal.

its

Attached

attention.

a

iAPX

bus

addresses

passively

fall

within

Processor

Interrupt

provided

very

general

8-

or

architecture,

86

families.

as

if

it

up

within

It

is

driven

its

The

Interface

The

Interface

handling

by

the

bus

16-bit

as

The

were a

to

64k the

by

address

that

an

IP

to

1-9

iAPx

To

sunmar interact the

AP and

Processor Subsystem

access

to

432

ize,

with

interrupts

respoms

agents

432

Interface

the

Attached

each

other

(bus

system

Processor

by means

generated

to

memory

masters),

memory

Processor

of

references,

such

via

the

Architecture

and

the

address

by

the

IP.

other

as

~

IP's

windows.

Reference

Interface

references

Since

active

controllers,

Manual

Processor

generated

the

Interface

Peripheral

may

by

obtain

PERIPHERAL

I/O

CCNrroLIER

The Per

this

manual

executes

by

the

system and 432

hardware controller. modification, collection operating

iRMX-86'lM)

message-based

the

432' s

this

approach

SUBSYSTEM

ipheral

refers

on

the

AP and

the

inposes implementors

of

system (such

•

This conmunication

intr

INTERFACE

Subsystem

to

Attached

the

IP

to

Peripheral

00

Tb

tasks

help

running under

type

insic

to

interprocess

the

device

as

system-wide conmunication I/O

controller

oqrnpletely

synchronous form

of

parameters.

am

between

application-defined.

procedure

calis,

SOFIWARE

interface

the

I/O

Processor

control

the

Subsystem.

constraints

simplify

may

wish

as

of

organization

within

oommunication

task

nndel.

the

I/O

It

with

is

managed

controller.

and

uses

flay

on

of

the

software

to

consider

the

control

iRMX-80™,

the

I/O

by

software,

The

the

facilities

data

between

structure

organization

organizing

of

iRMX-88™,

supports

controller,

I/O

controller

of

a

multitasking asynchronous

similar

facility.

as

well

results

in

a

consistent,

Havever, corrmunication wi

controller

may

"messages"

also

am

be

being

device

~lemented

tasks,

passed

which

provided

the

432

the

I/O

and

it

as

a or to

Extending

thin

the

is

via

in

the

However

it

is

system through There windows,

are

am

three

fuoctions.

1-10

structured,

facilities

of

the

these

I/O

controller

provided

facilities:

by

interacts

the

Interface

execution

with

the

432

Processor.

environments,

The

Interface

within

the controller of

system

t~e,

obj

is

the

ects

am

represented

controlling

is

analogous environment and

conmunication

Processor

provides

432 system which

in

the

432

system.

objects

I/O

associated

software

to

that

controller

by a

processor

like

the

environment

·"are is

context

this

provides a standard

within

the

a

supports

This

used

and

represented

obj

ects. object. creates

of a process framework

432

system.

process

the

addressing operation

environment

manipulated

in

432

Like a GOP,

Representing

an

execution

running

for

is

embodied

by

the

memory

by

the

environment

on a

addressing,

KEY

CXNCEP'IS

environment

of

the

as a set

IP.

IP

At any

process

itself

and

that

GOP.

This

protection

I/O

its

Like a GOP, controller executed.

an

selects

This environments Peripheral executing controller, processes

Every Subsystem

Subsystem.

a

that

associated

transfer

is correspondence, Peripheral occupied system Subsystem obtains address object. address reference.

writing

Subsystem

by

the

memory

(e.

data

transfers

The

to

the

As

menory.

IP

suworts

the

environment

permits,

corresponding

If

function

error

on

is

with

of

data

performed

or

mapping, between a

memory

IP) and

(see

g • ,

from

action

system

far

the

data

figure

IP

the

from

of

object,

as

an

associated

the

it

multiple

for

example,

to

individual

an

error

behalf

confined

other

device

between

via

an

addresses

object

1-5).

controller)

the

Peripheral

IP,

in

is

transparent

is

concerned,

process

in

which a

the

environments.

establishment

device

occurs

of

to

the IP

while

one

the

tasks

432

the

device

associated are

system

window. A window

subrange

(within

of

system

When

reads

object;

an

the

type

agent

a windowed

writing

Subsystem

mapping

it

the

Peripheral

to

the

is

function

processes

IP

task

not

affected.

and a

of

range

data

in

into

to

agent

simply

is

of

separate

controller

of

process,

Peripheral

defines

consecutive

of

addresses

segment

the

Peripheral

address,

a windowed

the

windowed

Subsystem

making

reading

The

in

the

in

to

I/O

be

the

is I/O and

a

432

it

the

or

1-11

iAPX

432

Interface

Processor

Architecture

Reference Manual

-f-Peripheral

Local

Interface

Subsystem

Memory

Processor

Memory

Addresses

space---"I

.....

----

Subrange

~

...

I

0,

432

System

IP

window maps a

of

peripheral

onto

(

-

---

an

Object

object

Memory

subrange

subsystem

in

Space

432 memory

--.

addresses

windowed

Memory

Reference"~"~

Figure

1-5

....

.....

----+

Interface

mm=-"ED"~~

- - - -

~

.......

Processor

..................

~

_--_

Window

....

1-12

KEY

CCNCEPTS

Since a windCM may

be

between register, appealing

with

caution. and an propagating

the

subsystem complicate number scarce means buffered simplest windows

There objects. to

obtain

subranges

in

the and a to

the were

accessing

or

from

object

the

error

of

windCMs,

resources

that

are

in

to

transfer.

four

at

PS

buffer

The

access

may

Peripheral

J:I.1A

controller

same

bus

is

referenced

an

obj

an

object

the

standpoint

Using a

in

real-time

boundary

recovery

JOOst

which

least

memory

all data

IP

windows which

I/O

controller

to

be

interleaved

Subsystem.

arbitration

memory.

ect

and

windCM

432

into

as

applications will some

until

I/O

between

different

may

be

like

PS

an

of

memory

constraints

well.

memory, any

memory,

I/O

device.

"efficiency,"

to

directly

has

imposed by

the

432 Finally,

will

not

I/O

always

device

be

a windoo becomes

device

may

transfers

PS

memory

may

alter

be

objects.

and

may

be

For

example,

driving

transfers

constraints

an

object

"connect"

the

undesirable

system.

since

need

instantly

transfers

and 432

mapped

the

windCMS

References

driven

the

that

individual

and a

The

rut

it

latter

should

an

the

device

It

may

there

to

manage them

available.

will

available.

in

memory, and

system

onto

four

during

by

different

Attached

concurrently,

would

apply

transfer

PS

processor

may

be

used

I/O

device

effect

beyond

seriously

is a finite

This

have

It

to

may

use

memory.

different execution

to

windowed

agents

Processor

subject

if

they

be

of

as

be

the

FUNCrICNS

A

fifth access IP

oontroller operands windCM's

window,

to

the

and

subrange. comnands and floppy

disk interrupts controller to

transfer

a

function.

may

be

oontrol

can

interleaved

window.

the

Interface

requests

an

opcode

data

controller).

the

AP

read

requests

In

addition,

control

windCM,

Processor's

the

execution

into

This

to

procedure

a memory-roapped

Up:>n

and

provides

through

to

the

other

data

wi.th

function

provides

_function

of

predefined

is

CC>11pletion

status

control

four

windows

transfers

request

the

request

an

IP

function locations very

similar

peripheral

of

the

information

window. The

while

through

windows 0

sequences

IP

controller

facility.

in

the

controller

function,

which

IP

can

it

is

through

by

wr i

control

to

writing

(e.g.,

the

respond executing through

with

The

ting

IP IP

3

the

1-13

The

iAPX

IP's

o

432

function

alter

Interface

windows;

o exchange messages

the

standard

facility;

o

manitulate

set

permits

432

objects.

Processor

the

I/O

with

GOP

processes

interprocess

Architecture

controller

via

communication

Reference

to:

Manual

These

functions

Processor's

operate

The

in

the

combination

instruction Peripheral designing powerful the

432

by

utilizing

simple

1-4

•.

I/O

DATA

E'I1m

Figure components

system only can

a

and

to

bridges

"hide"

device

an

a 432

utilized

Subsystem

I/O

system

I/O

controllers

IDDEL

SUMMARY

1-6

summarizes

that

menory.

the

task

I/O

device;

system.

in

progranmers operation

service

the

target

in

the

sending

of

need have

I/O

same

and

communication

may

be

instruction

432

system.

of

the

set,

am

possibly

operating

models.

By

controllers

of

much

only a subset

can

Sur-MARY

the

cooperate

Notice

the

432

system/peripheral

characteristics

is

concerned,

it

may

This

a 432

system

working on

the

432. no

knowledge

device.

way

it

communicates

receiving

messages

facility.

viewed

set,

which

IP' s function

additional

system,

using

can

be

the

built

I/O-related

of

the

available

also

be

constructed.

relationship

to

how

be

means

with

device

I1'Ove

the

its

data

Peripheral

of

the

job

completely

that

little

tasks

Similarly,

of

the

As

far

as

it

via

as

extensions

permit

set

facilities

permits

more

sophisticated

which

processing.

of

the

between

Subsystem

one from

is

to

unaware

existing

or

no

need

a

GOP

process

details

is

concerned,

with

the

a

standard

to

the

I/O

and windows,

great

are

capable

On

the

IP

functions,

hardware and

an

I/O

Subsystem

boundary,

the

other.

I1'Ove

data

that

it

device

m:Xiification,

not

be

trained

which

and

characteristics

it

co-operating

432

the

Attached

controller

the

provided

flexibility

IP

functions,

of

relieving

other

to

AP' s

by

a

in

hand,

relatively

software

device

interface

and 432

rut

As

far

not

also

as

between memory

is

connected

tasks

needs

may

and

in

an

be

that

the I/O

of

"performs"

process;

I/O

by

interprocess

1-14

_

Peripheral

Input

---

Sub8

8tem_l_

Y

......

~.

Peripheral

Subsystem

Interface

<

KEY

--lI-1

0+-

Port

Object>

I

CONCEPTS

System

432

(1)

~.~-----output

-.

~

____

Action

Data Location

_____

&.S.I/0

~~~~~!in9

::::;n9

'DeViCe

J~--"··~_B_u_~_~_e_r_~··IIf-----1·"O""4:l------I"·1(M~~~:~!)I""-----I··O

C_o_p.Y

spac~

Device

Controller/

Notes:

__

D_a_ta

Task

Figure

____

(P.S.

Message

1

.... 1 ___

C_O_p_Y_D_a_t_a

Memory

I

~1

___________

(2)

I I

(1)

Only

(2)

Supporting may

be AP, a DMA May

controller.

also

(3)

1-6

I

object

processor

include a DMA

I/O

Data

0 0

__

....

11

Copy

Re f erence

~1

______________

I_p

__

C_o_n_t_ro_l_le_r

AP

+

IP

(3)

reference

separate

is

processor,

FICM

moved

defined

controller.

Surnnary

4_3_2_S~y_s_t_em_._M_e_rn_D_r_Y

______________

to

and from

by

application;

may

II

~1

I

include

Copy

____________

~1

____

G_D_p

... I ____

port.

a

Re

fer

ence

__

p_r_o_c_e_s_s

GD_P

____

___

I

.J

~

--'

1-15

iAPx 432

I/O

EXAMPLE

To

illustrate

this output one

the

section

might

of

many

example does

implementation,

to

and from a number

In

this

example,

implemented multitasking cornnunicate

432

interprocess

the

OS

are operator. mailboxes or

messages

Interface

the

operation

provides

be implemented. Of

possible

not

with

of

all

Peripheral

as a collection

operating

with

one

another

corrmunication

messages,

Messages

are

queue

waiting

are

structures

for moves a message from a fran not, a message

to

and

a

mailbox

the

task

432

ports

RECEIVE

to

is

to

the and

operators.

the

queued

mailbox.

TRANSMIT

Processor

of

a

simple

awroaches

show

the

Peripheral

devices

of

system.

in

mailboxes,

arbitrary

tasks.

task

to a mailbox

issuing

at

the

In

and

Architecture

the

432

I/O

Reference

model more

example which shows

course,

that

all

the

might

the

be

detail

Subsystem

example

taken.

supporting

concurrently.

Subsystem

tasks

This

a

fashion

OS

facility.

a

TRANSMIT

data

that

hold

When

task

mailbox

other

ACCEPT

running

if

words,

software

under

is

assumed

that

The mechanisms

operator

structures

tasks

executed

and

waiting

by

ACCEPT

a message

until

another

mailboxes

are

analogous

Manual

specifically,

how

line

describes

Furthermore,

of

a

is

assumed

the

control

to

allow

is

analogous

provided

and

an

in

memory, and

for

a

task,

moves a message

is

available;

task

are

to

the

printer

only

typical

transfers

to

be

of

a

tasks

to

the

by

ACCEPT

messages TRANSMIT

if

TRANSMITs

analogous

432

SEND

Figure

flON

1-7

of

Basically,

sends

which

a message

controls

printer

the

originating writing there

might

through

data

task

it

the

shows

fran

a

GOP

returns

into

be

system

the

overall

one

process containing the

printer;

the

process.

the

message and

a

pool

at

one

structure

element

wishing

the

when

message

The

of

these

tbne.

to

data

to

the

as

process

sending

messages,

of

the

another

pr

int

the

data

a

positive

may

it

example

(see

data

also

on

Peripheral

has

been

acknowledgement

then

off

send more

again.

with

system

table

the

line

Subsystem

printed,

In

several

and

the

1-1).

pr

inter

task

the

data

practice,

cycling

to

by

1-16

KEY

CONCEPTS

CDP

Proeeaa

432

'Syat_----

432

Memory

---

____

.eripheral

Subayatelll

Peripheral

Intertace-----I_

subayatem

Memory

.eripheral

.ubayaUIII

'rinter

Task

____

_

8

Figure

1-7

Printer

EKarnple

1-17

iAPX

432

Interface

Processor

Architecture

Reference Manual

.Table

1-1

Item

SEND,/R:ErnIVE

P:t;int order_mailbaK

Print_response_mailbox

Pr

inter

Example Legend

Description

Object (message)

operation point

432

of

communications

convention

432

communicat

process

432

operators

fram

view (see

to

queue

waits

for

requesting

figure

ions

result

(GOP

functi.ons) provided

cxmnunication. 03

message queue

messages 03

message queue

waiting

messages printer

task.

already

defined

for

defined

descr

ibing

process's

1-8).

port

print

port

assigned by

objects.

where

of

operation.

instructions,

for

printer

interprocess

to

hold

task.

to

hold

processed by

pr

int

GOP

IP

pri.nt

print

the

TRANSMIT/ACCEPT

Cl3

operators

RECEIVE

analogous

operators.

to

432

SEND

and

1-18

KEY

<XNCEPTS

Figure

1-8

organized.

text

part.

the

432 returned, last

reference provided originator.

The

text

what

is

reflects

printed. With printer

The as

These

detail

to

printer

is

provided

Appendix

the

task.

by

descriptions

on

example.

shows

It

oonsists

The

object

port

at

arrl a

to

shOil one

part

to

be

the

of

disposition

exception

by

the

three

hOil

sections

the

GOP

these

F,

(Interprocess

hOil

the

which

reference

is

not

the

message

done

of

(e.g.,

the

GOP

process, present

acti

message

of

two

parts,

references

the

process

for

the

strictly

way

in

oontains a command

print

of

the

status

process i the

descr

ibe

the

an

overview

vi

ties·

relate

Cbmmunication Example), which

sent

are

process

necessary

an

for

will

by

object

the

wait

itself

the

text

for

in

which a message

one

page),

print

request,

information,

status

the

operation

printer

task,

of

to

IP

a

all

field

of

and

the

operations.

facilities,

GOP

process

reference

part

the

(GOP

the

example,

may

field

which

status

and

the

data

is

the the

part

of

the message or

IP).

identify

specifies

field

data

in

the

updated

example

IP

controller.

please

refines

might

and a

object,

to

This

but

which

to

message

by

system

For

nnre

refer

be

be is

its

be

the

GOP

Process

To

direct

object

is

the proceed process

and

the

process's

message,

further

attempts specified the

process

field

and

print_object

Perspective

outp.1t

serrls

it

"oonnection"

the

process

without

to

in

the

print_object.

will

takes

appropriate

and

serrling

to

the

as

a message

receive

line

is

printer,

to

free

to

the

to

continue

line

acknowledgement

a message

it

the

action,

off

When

message.

again.

the

perhaps

a

GOP

process

builds

print_request..J?Ort.

pr

inter.

running.

of

the

fran

the

operation

It

then

writing

After

When

print

operation,

print_replY'-port

has

been

inspects

new

data

a

print

The

port

it

has

sent

it

cannot

oompleted,

the

status

into

the

it

the

1-19

iAPX

432

Interface

Processor

Text~

Architecture

Reference

Manual

CI

Object

Print

References".,.;;

Text

Figure 1-8

__

Example

Print

Status

Command

Object

Data

1-20

KEY

CONCEPTS

Printer The

printer

pr

inter

by

the

printer

1.

2.

3.

4.

5.

6.

7.

Printer The

printer

steps:

1.

2.

3.

4.

5.

6.

Server

task

GOP

server

RECEIVE When object Using

Task

server

which

process

loops

a message from

the

selector

the

Perspective

task

is

responsible

into

through

message (a

object

text.

Copy

the Close TRANSMIT

the

Repeat from

the

open

windON.

the

printer

message

window.

a message

task. step

Task (Device Task)

task

ACCEPT

Interpret Transfer care Update

result TRANSMIT

runs

a message from

the

message; - - -

the

data

of

all

device

the

status

of

the

operation;

the

updated mailbox; Repeat from

step

may

the

form

the

print

for

the

selector,

text

with

1.

Perspective

in

an

from

control

field

1.

be

viewed

for

translating

expected

following

the

print_request-POrt.

object)

message

text.

open

from 432

a

endless the

print

the

memory

reference

loop

order

message

(e.g.,

of

the

pr

int

_message

as

a

"front

by

the

printer

steps:

is

received,

a windoo

to

the

repeating

mailbox;

to

the

interrupts);

print

--

to

the

end"

the

message

onto

PS

the

memory

pr

int

the

printer,

message

pr

int

to

the

sent

task.

The

obtain

message

through

text

following

taking

with

the

_response

an

to

Printer The

printer

task.

1.

2.

3.

4.

5.

Reply Task

reply

I t

runs ACCEPT Open a

Perspective

task

in

an

a message from

windON Formulate a print object Close SEND

through

the

print

window.

system. Repeat from

may

endless

onto

the

object

-

step

1.

be

viewed

loop

the

reply

as

follows:

the

print

object

message and

open windON.

to

the

as

a "back end"

response

in

deposit

printer

mailbox.

the

reply

432

it

port

to

the

system.

in

printer

the

print

432

1-21

iAPX

1-5.

SUPPLEMENTARY

The

preceding

is

used capabilities exceptional

interconnect

432

Interface

INTERFACE

sections

most

of

which

are

circumstances.

access.

Processor

have

the

typically

ProcESSOR

described

time.

These

Architecture

FACILITIES

the

The

used

are

IP

less

physical

Reference

Interface

provides frequently,

reference

Manual

Processor

two

additional

often

nnde and

as

only

it in

PHYSICAL

An

IP characterized system. utilizes segment. because

REFERENCE

oormally

When

an

object

There

the

by

an

logical-to-physical are

damaged).

reference

An

IP

nnde.

which protection between m<rle. Windows

(rather

selects

data

The

map

than

a segment establishes references

This

s~le

traditional Physical

initialization into

432 memory. Once processors lDgical

mode

reference

In

is

operating

mechanisms

segments and

IP

provides

directly

obj

a window. The

as

l6-bit

base-plus-displacement

computer

to

can

cannot logical-to-physical loaded

into

432 memory.

r-DDE

operates

its

IP

running

selector

are

times

objects

address

these

of

onto

ect

structures

by

specifying

displacements addressing mode

load

begin

be

address

in

logical

object-oriented

in

logical

to

when

used

logical

by

development

situations

in

physical

the

432

system.

access

a

reduced

contiguous

in

a

IP

techniques.

is

most

~es

normal

used

the

of

objects

required

logical

until

translation

reference

nnde.

addressing

node opens a window,

specify

a

particular

referencing

the

reference

segments

set

segments

are

IP

of

functions

hardware

absent

can

be

node

No

distinction

in

physical

of

432

(or,

used

432 memory). The

24-bit interprets

from

physical

the

segment's

subsequent

addressing

often

employed

from a

Peripheral

objects

the

reference

obj

ect

have

node

tables

been

This

and

nnde

protection

432

is

impossible

to

less

in

physical

circumvents

is

reference

in

this

physical

IP

controller

address

when

subrange

base

is

address.

s~ilar

during

Subsystem

are

available,

operations.

required

constructed

is it

data

perform

likely,

the

made

mode.

memory

it

to

system

for and

INTEocx::NNECr

In

addition

independent

address

obj

ects registers. are

aligned reserved is

not

pre-defined

how

the

ACCESS

to

merrory,

address

space.

to

be

The

maintained

Interconnect

on

double

addresses, interconnect

variable-configuration

1-22

the

space

called

interconnect

which registers

byte

the

for

may

boundaries.

definition

the

be

systems.

iAPX

may

IP.

utilized

432

architecture

the

processor-memory

address

contain

are

double

With

and

use

A{:pendix E

during

space

one

or

l:¥te

the

of

interconnect

of

this

the

defines

interconnect

allows

more

interconnect

quantities

exception

manual

initialization

a

second,

which

of

a few

locations

suggests

of

The

IP

(like

interconnect

o o

the the

(interconnect

a

GOP)

space

to

processor

interprocessor

requires

be

defined

ID

register

address

two

for

any system:

(interconnect

communication

2)

register

locations

address

(IPC)

KEY

0)

CONCEPTS

in

the

register

The remainder

or

acquire

logging

Window

other

registers,

1

is interconnect space space, address

controller obj The

individual

window

is

addressed

with

developnent.

must

ect

which exposes a segment

normal

interconnect

1

to

interconnect

INTE~

In

physical

linear

array

registers.

swi

tchable

Peripheral

likewise

address

window subsystem

interpreted

to

individual

of

the

interconnect

infoonation

and

other

software-switchable

spaces.

the

IP

In

in

the

automatically

'lb

specify

window

addressing

interconnect

objects.

and MJVE

reference

of

As

with

This

FRG1

mode,

even-addressed,

physical

is

set

references

by

the

interconnect

address

such

as

configuration

application-specific

between

logical

same

reference

object-oriented

performing

access

an

the

object

of

the

interconnect

selector

interconnect

scheme

registers

access

operation

INTE~

the

within

mode

is

~rators

interconnect

reference

up

with

IP

as

a

to

l6-bit

24-bi t physical

the

registers.

space

may

be

parameters,

quantities.

the

node,

memory

the

manner

the

logical-to-physical

for

space

is

then

the

gives

used

object.

the

equivalent

of

the

space

is

double-byte,.

mode

memory

corresponding

displacements

used

interconnect

as

the

space,

an

interconnect

to

Switching

IP

access

to

the

GOP.

addressed

interconnect accesses, base

subrange

from

to

store error

and

the

memory

the

I/O

the

IP.

locate

to

MOVE

TO

as

the

address.

are

the

base

a

1-23

This

chapter controller cannot, the

facilities available describe

o

addressing

o

objects

o .

facil

o

processes

o

facilities

describes

software.

do

in

the

provided

on

the

Interface

for

it

ies

and

dispatching.

the

It

:r;x:>ints

432

system.

General Processor

and

protection;

program

for

asynchronous

storage

for

process

432 environment

out

what

The

first

by

the

Data

facilities

Interface

Processor.

provided

environments;

cannunication;

resource

management;

scheduling

CBJOCTS

as

the

I/O

section

The

and

rnAPTER 2

AND

OPERA'lORS

it

appears

controller

broadly

Processor

remaining

for:

to

the

can,

compares

to

sections

I/O and

those

Because a chapter

different

General

l7l860-00~for

2-1.

This

section

General

recall co-operating

Attached

logical,

Subsystem

logical

within

data

between chapter

great

aoopts

or

Data

SUMMARY

Processor

surveys

Data

the

Processor.

notion,

as a logical

Processor

and

address

I/O

processor

the

432

3.

many

the

facilities

approach

unique,

descriptions

OF

IP

FACILITIES

the introduced

flCM-of-control

references.

system,

the

two

of

and

referring

Architecture

of

Interface

When

reading

I/O

fetches

operations,

by

supplying

plus

the

systems.

are

common

describing

the

reader

Reference

identical

features.

Processor

this

in

chapter

processor.

In

instructions,

and

The

Interface

the

faci.li

window mechanism

Windows

are

to

both

IP

pr.ocessors,

facilities

to

Manual, (Order

by

comparing

section,

1,

this

it

of

the

arrangement,

provides

generates

Processor

ties

for

discussed

that

the

iAPX

Number

it

to

is

useful

AP/IP

arithmetic,

Peripheral

completes

for

operation

transferring

in

detail

this

are

432

the

to

pair

the

in

2-1

iAPX

To

permit

as

in

operators

is

embodied

recognizes function

IP.

(Like a

the

Peripheral

that

requests

432

and

interprocessor

AP,

however.)

The

standard underlie descr as

iptor-controlled,

the

Addressing

all

GOP.

and

windows and

Interface

I/O

controller

Subsystem,

it

executes

in

the

system

manipulates,

issued

GOP,

the

oammunications:

432

object-oriented

IP

It

performs

protection

the

execution

Processor

Architecture

to

function

the

within

this objects while

by

the

IP

performs

these

addressing

facilities.

segment-based

type

apply

of

functions.

to

and

both

IP

provides

in

the

Reference

432 system

an

environment,

Manual

environment.· The environment

that

the

controller

other

are

The

address

the

operators

operations

normally

IP

ri.ghts

the

transfer

Interface

take

and

executed

in

Processor

the

response

transparent

and

protection

uses

the

develol;J1\ent mechanism

checking

identically.

of

data

as

well

and

form

by

of

the

to

the

systems

same

through

Table

2-1

lists

implementation

these variances design

segments,

instruction

IP

the

objects

noted

of

the

for

fetching.

processor,

corresponding

example,

process

differently. canpatible oammun

icat

with

ion

environments; a with

single

environment

and

each

context

records

Peripheral

(i.e.,

status

all

432

of

them

are

in

the

two

machines. The

with

handled

table

because

and

GOP

structures,

Importantly,

the

standard

facilities.

separate

Subsystem

object

the

which

objects

information.

system

that

identically

stem from

its

context

the

The

process

defines

that

objects

of

the

IP

does

Attached

objects

but

processor

432

IP

can

processor

supports

be

device

the

are

instantaneously

and

GOP.

by

both

different

not

inplement

Processor

are

similar

are

~lemented

and

process

associated,

task.

process's

canpares For

the

machines;

orientation

and

multiple

Each

process

current

the

most

instruction

takes

in

care

purpose

somewhat

objects

interprocess

process

for

example,

has

access

accessible),

IP'

part

the and

of

to

are

s

a

2-2

CI3JECrS

AND

OPERATORS

Table 2-1

IP/GOP Object Processor Object

Process

Obj Context Object Operand Stack Instruction Object

Table IkInain Port Carrier Storage Resource

Type

Definition

Communication Segment

Descriptor Refinement

Legend:

identical

similar

IP and

While

differently

none

IP does

System Object Comparison

IP

Implementation-

similar

ect

similar similar none

Segment

none identical identical identical identical none identical

identical Controller Controller

GOP

conceptually

not

identical

~lementations

similar,

than

GOP

implement

object

are

IP

identical

implements

object

IP

OPERATORS

Table

to

unique

SEGMENT

has

function numeric

of

these

2-2

those

provided

to

function

no

functions

INDIVISIBLE

or

execution

classes

interface,

Processor's

example,

process,

by

the

branch on

compares

Interface

character

(e.g.,

of

they

can

instruction

opening a

I/O

the

value

the

operators

in

the

Processors,

has

no

for

performing

ADD

data

branch

operators

be

provined

controller

of

a message

available

GOP's

instruction

counterpart

arithmetic

SHORI'

types,

or

set

windCM

ORDINAL)

nor

call

are

needed

by

and

on a message

can use

field

the

ALTER

in

the

or

any

operators

functions).

in

the

cornbinatlon

the

IP's

AP

instructions

read through

in

the

set.

MAP

GOP.

(except

logical

To

a

Peripheral

window

received

IP's

Since

AND

function

windows

SELECr

Conversely,

for

the

exclusion

operations

to

alter

the

extent

Subsystem

of

the

facility.

fran

to

test

the

window.

set are

DATA

the

IP

on

the

flow that

Attached

For

a

GOP

and

2-3

iAPX

432

Interface

its

Through

wr

i

te

the

using

its

descriptor

(multi-segment)

It

can

windows, an

contents

function

which

references

object,

perfo~

hardware-recognized types. oontroller coordinated

When

is

with

manipulating

acting

the

Processor

of

objects

request

gaining

type

typed

as

432

type

IP

provides

composed

facility an

object.

and

objects

software-recx:>gnized

a

type

manager which

Architecture

the

basic

of

an

IP

The

access

to

rights

as

well

manager and

Refer.ence Manual

ability data can

segments. However,

manipulate

IP

can

examine a complex

its

(X)fT1pOnent

manipulation

as

software-recognized

types,

its

actions

has

created

to

the

an

on

object.

read

and

access

segments.

both

an

I/O

trust

be

The process

Interface

and conmunication ports, messages. port. of

specific I/O

processor,

system

Any

Interprocessor

them

apply

to a parti.cular

oontroller

or

432 system.

Processor

processor

is

asynchronous and

objects

object

which

may

communication messages

to

all

classes

class

can

send one

it

can

broadcast

provides

the

communication

is

provide

be

sent

synchronization

as

a message from a

of

432

(e.g.,

of

these

a message

I/O

facil i ties.

performed

processors,

IP

or

GOP)

messages

to

cOntroller

with

and

are

predefined.

and

of

processor.

to

an

all

processors

with

I

nterprocess

the

ai.d

queuing

process

others

indi

vidual

in

both

of

for

to

a

Some

are

The

the

2-4

CBJECrS

AND

OPERATORS

Table 2-2

IP/GDP

Qe.erator

WINIXJW

AOCESS

RIGHTS

DEFINITIOO

Alter

Copy Access Deser

Null

Map

DESCRIP'IOR

Access

~IPUIATICN

Amplify Rights

Restr

TYPE

DEFINITIOO Create Create Retrieve Retrieve Retrieve

REF~

Create Create Retrieve

SEGMENT

Create Create Create Create

AOCESS

Inspect Inspect

CEJECI'

IDck

ict

Rights

Public Private

Public

Type Type

OPERATORS

Generic Refinement

Typed

Refined

CRFATICN

Data Segment

Access Segment

Typed

Access

PATH

INSPFCI'ICN

Access Access

INTERLOCK

Object

Unlock Object

Indivisibly Indivisibly Indivisible

Indivisible

CCNrEXT

<D1MUNICATICN

Enter Access Segment Enter

Set Call Call

Process

Context

Context Context

Return

Operator Comparison

OPERATOR

and

Select

M:NEMENl'

Data Segment

OPERATORS

iptor

Descriptor

OPERATORS

MANIPUIATIOO

OPERATORS

Type

Representation

Definition

Refinement

Object

OPERATORS

Segment

Descriptor

OPERATORS

Add

Short

Add

Ordinal Insert Insert

Ordinal

Short

Ordinal

OPERATORS

Globals Access Segment

MOde

with

Message

(Part 1 of

Implementation

IP

GDP+IP GOP+IP

GDP+IP GDP+IP

GOP

GOP GDP+IP GOP+IP GDP+IP

GOP

GOl?

GDP+IP GOP

GOP GOP GOP

GOP+IP GDP+IP

GDP+IP GOP+IP GOP+IP GOP

similar GOP

GOP+IP GOP+IP

similar

GOP GOP

GOP

2)

2-5

iAPX

432

Interface

Processor

Architecture

Reference

Manual

Table

ProcESS

2-2

Cl:H1UNICATICN Send Receive Conditional Conditional Surrogate Surrogate

Delay Read

PR)CESSOR

Send Broadcast

Read MOve MJve

BRANCH

CHARAcrER

SHORI' SIDRr ORDINAL

JNTEX;ER RFAL 'l'ENPORARY

OPERA'IDRS

ORDINAL

INT.EX;ER

OPERATORS OPERATORS

OPERATOR)

continued

IP/GOP

OPERA'IORS

Send

Receive Send Receive

Process

Clock fII

(X)[\MJNICATIGl

to

Processor

to

Processors

Processor

to

Interconnect

fran

OPERATORS

OPERATOR)

OPERA'IORS

RFAL

Status

Interconnect

CPERATORS

Operator

OPERATORS

and

Clock

Canparison

GDP+IP GDP+IP GDP+IP GOP+IP GDP+IP GOP+IP GOP GOP

GOP+IP GOP+IP GOP+IP

GOP*

GOP* GOP GOP GOP GOP GOP GOP GOP GOP

(Part 2 of

2)

Legend: GOP+IP

IP

GOP

similar

*

.

IP

and

IP

implements'· GOP While

differently

Window 1 of

GOP

Implementations

implements

conceptually

than IP

operator,

GOP

provides

GOP

IP

similar,

equivalent

are

does does

i.dentical

not not

IP

implements interconnect

operator

access

2-6

2-

2.

CBJECl'

ADDRESSING

AND

GLCBAL

SIDRAGE

CBJECl'S

MANAGEMENT

AND

OPERATORS

Object on a

addressing

GOP.

1.

Given an

storage

object

2.

With

segment

3.

The

:mennry.

An

IP

can

other

432

original

432

memory

may

be

required,

manager) • A 432

operating

prototype

process

from prototype mechanism.

on

the

The

steps

taken

access

index

field

descr

to

iptor

index

reference

the

storage

index

field

locates a storage

storage

length

he

directed

processors,

objects

at

system

IP

process.

the

and

then

descriptor

information

to

hut

used

by

initialization

must

system

I/O

be

type

oontroller

return

IP

follows

to

address

descriptor,

the

for

the

descriptor

of

the

descriptor

for

required

manipulate

lacks

an

any

IP

created

manager

When

it

i t

via

the

same

an

object

a

processor

object

the

table

o~ect

table

desir # object.

for

the

access

for

the

object

to

locate

descriptor,

objects

facility

rust

be

time.

by a

GOP

might received the

GOP

the

standard

predefined

Additional process

maintain a template

a

would

three

level

are:

uses

directory

and

contains

table

the

processor

object.

the

base

object

objects.

loaded

objects,

the

for

a

one

using

gain

and

the

and

in

432

just

All

into

which

storage

for

new

the

port

as

a

an

as

a

IP

2-

3.

CBJECl'S

The

IP

suW'rts

context,

The

oontext

object

contain

IP

domain)

does

object

should

instruction

instructions)

store

An

process

IP

same

context

is process. SEG1ENT

or

FOR

as a GOP

not

require

contains

one

or

operand

static

is

bound

An

environment

ENTER

GLCBAL

PROGRAM

the

be

information

a

to

ENVIRCNMENTS

same program environment

but

implements

that

a

required.

segments

refinement

a

AOCESS

a domain

slot

stack

single

is

for

an

When

(since

segments. The

which

of

may

an

context

changed

SEGfENr

hierarchy

each

object

access

level

be

descriptor

implemented,

the

IP

danain

be

required

IP

process

for

the

by

invoking

functions.

differently.

implemented

for

IP

domains

does

may

not

be

by a process. object.

lifet~

the

ENTER

(process,

but

the

a domain

do

not

fetch

used

Each

to

IP

of

the

ACCE'SS

2-7

iAPX

432

Interface

Processor

Architecture

Reference

Manual

2-4.

The IP

FACILITIES

offers

interprocess

the

DEIAY

scheduling not

required

per

formed

2-5.

The

POOCESSES

IP

performs

management.

I/O

oontroller

an

IP

function

Unlike

the contexts, lifetime. object. an

IP,

the

process.

Further,

the

FUR

the

communication

operator

to

delay a process

by

an

by

the

I/O

AND

no

Multiple

software

is

to

GOP,

an

In

IP

fact,

where a

process

since

size

of a process's

ASYNCHRCNOUS

ls

same

not

set

as

does a GOP,

implemented. The DEIAY

from

IP

where

process

oontroller.

LOCAL

be

STORAGE

process

IP

process

nust

performed.

scheduling select

process

is

bound

the

context

no

local

CDMJNlCATICN

of

operators

with

being

dispatched

scheduling

RESOURCE

MANAGEMENT

or

objects

to

is

storage

context

may

a

process

may

be composed

a

sing

a

refinement

management j.s

is

static

the

and

local

coexist

envi

Ie

context

for

asynchronous

excey;>tion

operator,

(on a GOP),

dispatching

storage

in

432 memory.

rornnent

of

dur

of

an

IP

performed

over

the

that

used

in is is

resource

in

which

nultiple

ing

its

process

by

life

of

2-6.

Generally,

process to process specifies

PRCX:ESS

an

IP

software

scheduling

processor

selection

which self-dispatching, responsi.bility The

IP

does

is

performed

Consistent

process totally

2-7. The

F1-\CILITIES

IP

securely

indivi.sible

The

IP

offers

a

GOP.

not

by

with

scheduling

under

provides

managing

short

Canmun

asynchronously

SCHEOOLING

and

AND

in

the

dispatching.

I/O

object

index

process

a

for

multiplexing

field

is

strategy

maintain a process

the

I/O

controller.

432

philosophy,

and

dispatching

the

direction

FOR

ordinal

the

icat

send

0BJEC1'

a

spectrum

obj

ects:

same

ions

and

of

MANAGEMENT

operations.

asynchronous

ports

receive

DISPA'lCHING

controller

A

process

when

to

an

in

the

be

routine

the

IP

IP's

selected.

in

various

clock.

the

IP

provides

but

the

I/O

controller

of

facilities

communications

communication

may

messages

be

(objects).

is

responsible

is

function

Since

the

IP

processes

Process

PQlicy

software.

which

ports,

used

selected

is

request

I/O

controller

time

the

for

may

I/O

port

by

for

all

and bound

invoked.

facility

the

IP

is

over

management

mechanisms

deployment

be

used

locks,

mechanisms

processes

IP

The

not has

time.

for

is

for

and

as

to

2-8

0BJECrS

AND

OPERATORS

Contained

is

applied

lock

window

it

prevents

process) The

transfer

step

process.

object

the

window

the

data between transfer IP

clears

the

432 sy'stem

serves

can

while

which

transfer

the

is

in

each

by

the

'bNo

be

opened

IIDvement

it

of

First,

is

to

the

IP

432

completed,

the

I/O

may

data

hardware-interpreted

As

primitives

operators

exclusive

tw:>

operators,

SHORT

ORDINAL,

specified

be

employed provide must

be

processes

access

short

only

supplemented

which

in

are

provided

INDIVISIBLE

to

the

ordinal

read-rrodify-write Intel

iAPX

43203

obj

ect

' s

storage

IP

when a window

purposes:

first

on a particular

of

the

is

mapped

between

the

used

sets

phase

object

lock

query

by a

the

in

the

is

the

in

GOP.

IP

through

the

IP

controller

the

I/O

entered

and

IP the

the

hardware

which

to,short

ordinal

ADD

apply

an

indivisible

value.

provide

a

counting

hardware-specific

by a cx:>ordinated

utilize

menory

Interface

the

requirements

Processor

descr

is

it

guarantees

432

object

(e.g.

a window.

PS

and

transfer.

lock

in

and a

the

PS

controller

432

object.

I/O

lock

function

can

be

fields

SHORI'

For

ORDINAL

instance,

rrutual

semaphore.

for

Data

iptor

opened

is on

object

by

the

432

opens

the

PS

a window

In

the

affected

processor

rnenory.

closes

The

field

rut

set,

used

to

within

and INDIVISIBLE

hardware

these

semaphore.

exclusion

software

For

a

these

Sheet,

an

I/O

the

object.

that

at a time;

a

memory

system

process

object.

transfers Finally, the

windCM

storage

this

two

guarantee

432

objects.

operation

operators

These

mechanisms discipline discussion

operators,

Order

Number

lock

only

one

second

compaction

is

a

onto

of

the opening Second,

when

and

manager

field

is

indivisible

mutually

INSERl'

to

operators

between

of

see

171874.

which

This

IP

three

432

data

the

in

not

These

the

might

and the

the

2-8. The

can GDP, holds

CXNl'EXT

I/O

access

the

an descriptors specific

The

Four

Of

all

the

IP

segments. descr Entry

the

iptor

access

context

ENVIRGJMENT

controller,

the

objects

IP

allows a context

access process's Entry

access

provides

The

slots

for

Access

descr

all

context

segments which

direct

entry

4,

segment

access

segment;

MANIPUIATION

by

manipulating

which

iptor

the

•

objects

by

Segments

access

5,

6 , and 7

0,

slot

entry

are

available

to

reference

Entry

which

an

I/O

can

to

segments

4,

contains

access

the

context

access

may

controller.

be

referenced

a

set

are

in

the

segment

of

to

the

any

obj

segments

be

manipulated

of

four

referenced

context

access

O.

an

process.

ect

for

contain

from a

entry

access

descr

IP

process,

which

context,

by

segment.

iptor

Like

access

fran

access access

for

2-9

a

it

a

iAPX

432

Interface

Processor

Architecture

Reference

Manual

Direct

If four

vs.

a copy

entry accessible. specified:

o The

the

o The index

specified

When

viewed from

Subsystem,

as

srown

can

directly

descriptor

traversing

which

If four

are

a copy

entry accessible. structure access has

enter

lists

path.

been

ing

(1-3).

the

original globals

the access

can

may

"enter

segments

reference.

Indirect of

an

access

To

reference

number

access

entry

the

there

in

are

Table

reference

in

one

access

paths,

indirectly

of

the

access

The

target

which must

Once

located,

access

Entry

context

be

access

entered

global

provide

Accessibility

descriptor

segments,

the

such

(0

to

3)

descr

(0

to

iptor

16383)

access

standpoint

actually

2-3.

of

A

processor

any

its

object

entry

the

accessible.

descri1;>tor

segments,

object

be

traversed

the

particular

the

object

segment

access

into

segment 0

segment. An

into

one

access

segment"

access

object

of

the

is

located,

of

segment

of

several

432

the

desired

may

one

of

to

for

an

it

an

object, entry

and

the

access

the

432 system and

perspectives

(GOP

for

which

access

processor

is

not

object

be

part

by

following

access

be

made

of

the

descriptor

is

access

the

other

function.

all

the

object

references

two

access

descriptor

or

IP)

it

lists.

can

currently

of

directly

reuseable

always

segment

three

Together,

objects

is

in

one

is

values

segment

within

the

Peripheral

on

accessibility

in

the

432 system

holds

In

an

addition,

manipulate

in

one

may

be

indirectly

a complex

the

appropr

for

the

accessible

entry

reserved

of

access

these

which a

of

t.he dir.ectly must be

in

which

the

access

by

obj

ects

of

the

object

iate

object

by

access

for

the

process

lists

by

two

context

An

AP

has a different

432

data

When

a window operators must

issues the

reference

a

segment.

accessible

2-10

through

is

to

modify

function

for

the

view

of

IP windows which

open,

data

request

When

AP,

the

AP

the

information

in

a segment which

to

the

data

IP

accessibility.

are

opened

can

use

its

through

is

the

IP

to

segment

interrupts

The

onto native the

indirectly

traverse

has

the

AP.

AP

can

432

data

winnow.

an

access

been

only

data

access

segments.

manipulation

When

the

accessible,

path

made

direct]~

AP

it to

CEJECrS

AND

OPERATORS

.

Directly o

access

o

data

Indirectly

o

Information, path descriptors

Directly

Table

Accessible

descriptors

Accessible

data

manipllation

using

Viewpoint

(Controlling

Accessible

2-3

Direct/lndirect

Viewpoint

432

Infor.mation

All Access

All

b¥

Access Segments.

432

InfoLmation

or

(i.e.

the

Enter

of

an

IP

operating

432

Information

of

IP/GDP

access

Segments.

objects

access

access,

by

Access

AP

in

Accessibility

in

432 System

descriptors of

type

descriptors

which

can

following

Segment

Peripheral

in

logical

in

data

be

a

segment

in

the

reached

chain

function).

Subsystem

reference

the

four

Entry

referenced

four

via of

Entry

access access

mode)

o

access

o

data

Indirectly

o

Objects

the

IP

objects

function

o Access·

never

manipulated

o

Information,

path

descriptors the

IP

indirection

descriptors

Accessible

of

type

rut

which have

can

be made

request

which

descriptors

be made

via

the

data

manipulation

using

function

are

and

the

tmE,

infor.mation.

all

objects

windCM

~lies

the

IP.

432

Information

data

segment which

not

directly

opens a windCM

in

the

directly

IP

function

or

access,

(i.

e.

the

Enter

request

involved,

use

of

the

AP

of

is

currently

the

object

been

mapped.

accessible

Entry

accessible

request

which

by

following

Access

facili

ty)

traversing

the

IP

function

cannot

type

data

is

are

through

to

the

directly

segment

opened.

directly

by

object.

alter

for

Note,

accessible

a window.

issuing

which a

Access Segments. These

to

the

AP

but

can

facility.

can

be

Segment

• Note the

reached

a

chain

function

that

path

request

via

of

provided

two

levels

of

facility.

access

this

to

These

an

IP

can

be

access access

by

of

access

2-11

iAPx

432

Interface

Processor

Architecture

Reference

Manual

Object

An

Selectors

object

descriptor

object

selector

fields:

1.

2. The

An

object access can

Enter

The

descriptors

potentially

ing

instruction software 1,

2,

or

o An o

selector

contained

identifies

in

oonsists

The low

entry and

are

order

access

(xiled

two segment as

00 -Entry 01 -Entry 10 -Entry 11 -Entry

high

specified

selector

order

entry

allows

from each

reference

an Access Segment

ENTER

to

enter

3.

ENTER

access

into

An

unsigned

access

EASl,

a

given

AOCESS

descr

EAS2,

integer

segment, which must

an

one

of

the

of a double

bits

of

holds

object

four

byte

the

by

entry

quantity

object

desired

specifying

access

composed

selector

access

an

access

segments. The

of

specify

descr

which

iptor

follows: Access Segment 0 (Context Access Segment) Access Segment 1 Access Segment 2 Access Segment 3

14

bits

access

65,536

ACCESS

access

SEGmNT

iptor

or

EAS3,

represent

segment.

access

of

the 4 entry

16

(2

SEGmNT

segment

requires

for

the

and

value

designating

be

to

objects

)

access

1,

a

any

access

allows

into two

2,

or

scaled

of

index

the

segments.

directly.

the

I/O

Entry

Access Segment

operands:

segment

the

destination

3.

16,384

oontroller

to

be

i.nto

entered

entry

two

the

~ntering

Each accessible

IP

the

process

to function. I/O

controller

I/O

oontroller

entry

access

2-12

Global

Access Segment

maintains

the

I/O

Imnediate

to

gain

needs

segments

a

controller

entry

of

access

only

is

to

tq

be used

global

via

the

to

specify

access

the

global

the

when

segment which

ENTER

access

set

of

which

of

requesting

GLCBAL

segment

process

the

this

ACCESS

globals.

three

function.

is

always

SEGMENT

allows

The

available

an

The

Interface

Subsystem

in

the windCM prevent data object

basis operations operations

All

IP

across

with

432

can

the

and

corruption

must

for

the

are

windows

the

supplied

characteristics

attributes

the

windCM function. transfer

that

The second

through a windCM

attributes.

Processor

protected

system.

be

used

possible

be

of

base

432

protection

described

are

sfmilar

subsystem

corrmon

define

:i.s

opened

windCM access

There

to

are

access

manipulation

of

the

protection

type

data

system,

by

the

IP

in

the

that

boundary;

to

all

windows. The

windCMs;

with

the

section

that

has

mechanism to

the

five

one

of

(single

access

provides

contents

windows,

descriptors

mechanisms,

segment. Access

may

he

function

request

chapter.

they

support

this

chapter

first

these

ALTER

descrlbes

been

are

MAP

AND

the

defined

gener.ally

the

of

objects

labeled

segment)

the

descr.iptors,

manipulated

facil:i.ty.

the

transfer

first

describes

section

specified

SELECl'

operation

with a given

Per

0-4.

object.

as

ordinary windCMed

only

covers

MTA

of

ipheral located

Each

To

the

by

IP

These

of

~ata

the the

when

SEG1ENT

a

data

set

of

Three

after

WindCM

1

and control

may

of

the

0

may

be

opened

thus

window--is

Interface

Throughout described. Processor handling

facilities

the

windCMs

basic

be

used

onto

provide

Processor

this

When

chapter

any

detects

have

properties

to

perform

the

processor-memory

access

dedicated function

conditions

of

these

a

fault.

are

covered

special

of

high

to

interconnect

to

facility;

conditions

The

!pI

in

capabili

all

windows have

speed

providing

this

for

correct

s

fault

chapter

ties;

block

interconnect

objects.

the

data

is

covered

use

are

violated,

detection,

6.

these

are

been

transfers.

address

Window

path

in

chapter

of

windCMs

the

reporting

covered

descr

ibed

WindCM

space

4-the

for

Interface

II

the

4. are and

3-1

iAPX

432

Interface

Processor

Architecture

Reference

Manual

3-1.

WINJX)W

Each window given

rnanent; attributes qualification. from

values

qualification Processor

Processor

qualification

responds

interprocessor qualification during

be

desired

made

system

to

values

initialization. Having

the SEGiENr may

fixed

reenter

irx::luding processor J'l'k:X1e"

entered

attributes

function.

not

be

once

physical

itself.

object

IPC

to

interprocessor

ATl'RIBUl'ES

has a set

these

of

all

The

recorded

closes

of

are

sumnarized

five

attributes

in

windows

is

to

a

"suspem

attributes

windows

of

the

0-3.

performed

communication (IPC). The

:implicitly

initialization

cane'

in

up

the

logical

of

windows

Unlike

altered

logical

mode

Any

with

all

processors

in

with

processor

reference

during

node

by

processor

broadcast

response

(see

any

0-3

the

normal

is

entered.

a

in

set

object

mode,·

with

other

special

with

rights

the

message.

in

the

which

table

when

control

define

3-1.

it

processor

explicitly

am

fully

IP

to

the

startup

appendix

of

the

E). attributes image

that

I/O

AL'lER

windows, window

execution;

The

IP

IPC

fran

an

access

can

sem

432

system.

its

The

performs

windcw

object.

when

requalify

performs

IPC

Thus,

by

is

controller

MAP

AND

4'

its

attributes

can

be

a 432

descriptor

the

"enter

GDPs

state

IP

sets

processor

are

obtained

Processor

the

Interface

processor"

processor

it

receives

window 4

encoding

loaded

can

during

change

SELECl'

s

attributes

conmanded

processor,

physical

ignore

at

the

may

the

DATA

are

for

this

a

to

a

WINOOW

STATUS

A window must window

the attributes

A

closed

may

the

memory When

fault the the through 432 43203 state the

establishes

Peripheral

provide

window

be

closed

attributes

(see

OVERLAY

a window

information

affected

faulted

the

window though no

system

(see

Interface

is

entered

presence

be

~

an

Subsystem and

further

is

inacti

to

prevent

of

a window.

in

detects

describing

window

state

to

the

description

Processor

to

allow

of

a window

for

active

mapping

ve,

further

this

a

fault,

the

IPwill

DMA-type

fault.

it

to

be

used

mapping between a

an

object

information.

and

has

no

other

Closing

section)

the

faulted

access

the

circumstance,

state,

to

a window which

enables

IP

continue

data

Data

will

of

Sheet,

actually

XACK/

Order

controllers

.

to

transfer

in

the

attr

an

obj

access

records

and

interrupts

to

acknowledge

am

NAK/

Number

set

of

432

ibutes.

ect,

to

in

432 menory

changes

be

nnved

in

to

proceed

data.

An

addresses

system;

A window

or

to

overlays

the

PS

the

state

the

transfers

to/from

the

Intel

171874). safely

open

in

other

change

PS

memory.

the

of

AP.

In

the

iAPX

This

in

1-'

Table

3-1

Window

Attribute

Summary Attribute Window Subr ange Base Subrange Obj Base

Status

Address

Size

ect

Reference

Displacement Displacement

Description Window Start

Length

Obj

object

Direction

Read/write

object.

this

requested the attribute been

Transfer M:x1e

Status

Transfer

Window Window Window

is

of

ect

Selector

attribute

window

granted.

0:

1 :

2-4:

open/closed/faulted

windowed

When

by

is

in

progress/terminated/faulted

random/block

subr

ange

subrange

for

windowed 432

in

bytes

permission

the

window

is

the

I/O has the

been

permission

in

into

windowed 432

for

is

being

the

controller.

opened

node

memory/interconnect

always

in

randan

node

the

PS

the

PS

obj

ect

windowed

opened

perm1ss1on

After

this

that

has

mode

Overlay

Block Byte

Note:

lobde

Attribute

Count Count

In

block window 0 windowed

transfer

Windowed

metrory

Description

transfer

specifies

object

will

begin.

of

transferred

mode,

the

fran

subrange

(applies

the

number

minus

the

initial

which

does/does

only

to

of

one.

base

displacement

address

consecutive

not

overlay

window

bytes

to

within information

0)

be

of

the

3-3

iAPX 432

Interface

Processor.

Architecture

Reference

Manual

SUBRANGE

BASE AIDRESS

A windCM's

subrange Peripheral windCM.

addr.ess

in a subrange

system. A

PS

subrange

025

a random

through

is

used

as

64K

i.n higher

object,

Note

in

bytes.

length,

}?a'1er

if

that subrange provides

windCMed

object

to

behaving object. object

object,

size.

Any atterrtr.?t

will

subrange

size,

SUbsystem

A

Per

is

~e

2'

block

When

the

of

access

the

size

and

the

access

The

as

cause

AND

is

in

bytes.

ipheral

defined

window

(i.e.,

mode

the

subrange

2. The to

the

of

size

to

432

regardless

IP's

though

the

IP

SUBRANGE

defined

The

memory

Subsystem

accesses

in

terms

may

1

through

it

may

sequentially

target

will

subrange

full

extent

the

window

of

theobject.

system

of

protection

it

is

exactly

to

access

to

generate a fault.

SIZE

by

a

subrange

subra~

addresses

bus

the

corresponding

of

powers

be

specified

32k

object

is

normally

may

also

of

the

is

the

rnennry beyond

the

relationship

system

the

locations

is

that

master

of

as

bytes).

access

not

be

specified.

be

smaller

object

lesser That

restricts

same

beyond

base

the

contiguous

are

that

object

2. The any power

an

i.ntegral

is

of

is,

the

of

subrange

a

size

the

address

set

mapped by

references

in

the" 432

subrange

of When object

wlndCM

as

power

as

the

than not

the

required.

size

a window

extent

of

size

larger

as

the

suhrange

windowed

extent

and a

of

the

an

size

2 from

0

large

of

2

of

the

never

the

to

of

an

A

subrange' s base

the

beginning base Given a

2

suhrange

be

expressed The

address

n

byte

expressed

following

o no

subrange

boundary.

must

in

subr

may'include

o

all

subranges

of

addresses

occupies

address

of

the

bears

a

2n bytes

be

evenly

as:

binary,

must

cnnstraints

anges

may

the

must

(up

in

the

is

IP's

64K

definite

For

example,

divisible

the

base

contain

apply

overlap,

same

Pertpheral.Subsystem

"fit"

to

64Kl

Peripheral

specified

byte

relationship

long,

its

by

address

at

to

all

i.

e.

within

that

Subsystem

as

an

offset

range

the

4K.

in

base

This

of

the

PS. The

to

the

subrange's

address

relationship

a 2n byte

least n low-order

active

no

two

subranges

subranges:

address

the

range

the

IP

memory

space.

in

must

zero

bytes

from

subrange

size.

be

on a

of

a

may

also

subrange, bits.

4K

3-4

WINOOWS

<l3JECI'

An open window's

is

432

memory,

base multi-segment No whether wirrlow

be

When

inaccessible object's

set

REFERENCE

converted

object.

am

type

by

Each open

each

data

objects

more

allowed

than

there

is

one window

are

opened

access

a window

to

object

when a window

however, remain

references

access example, controller

(which alternate lock I/O

fields.

controller

reference

the

object

for

to

an

object,

if

the

can

observe

convention,

for

as

a message back

it.

use

For it

object

the

obj

segment

IP

ect

to

reference

into

IP

window must

must

(functions

gain

can

multiple

on a refinement

to

the

base

is

opened other descriptor;

is

on

IPs

by

the

opened on a

accessible

If

the

Peripheral

it

must

object

the

has

the

LOCK convention) might

been

<l3JECI'

be

example, a

could

to

agree

another

process,

to

an

begins

access

as

descriptor

map a different

be

represented

may

access

to

their

be opened on an

IP' s in

object

an

setting

I/O

the

of

an

or

any

object,

the

lock

system.

object

refinement

the

I/O

bit

refinement.

to

GOP

processes

Subsystem

do

so

by

means

defined

with a lock

function

used

GOP

not

from

process

to

for

access

accessing

objects

sending

until

the

GOP

process.

an

object

for

selector the

object

as a sing

be

used

Ie

to

individual

object,

regardless

Even

no

other

of

IP

makes

lock

in

the

The

bit

base

holding

requires

of a convention.

field,

to

the

prevent

which

object,

I/O

GOP

the

object.

do

an

obj

controller

windowed

in

segment

manipulate

segments).

if

one

window

the

object.

the

object

in

the

object

obj

ect

object

exclusive

the

processes

not

contain

ect

to

or

pass

sends

and 432

of

IP

will

base

is

may,

For

IP

An

the

a

The

IP

supports

to

the

minimum

Therefore,

for

which an access a 432 need

environment.

processor

to

be

the

set

the

I/O

access

will

transferred

432

philosophy

of

objects

controller

descriptor Typically, contain

or

accessed.

can

exists

an

access

that

software

needed

only

open a winda-l on an

within

I/O

service

descriptors

to

should

perform

a

current

request

for

have

its

function.

context's

message from

the

objects

access

object

that

3-5

iAPX

DIRECl'ICN The

direction

read,

When

written,

the

attribute

The

access

to,

or

reference.

object

read, to

or

read

may

and

432

Interface

attribute

both

window

with

the

rights

logically

For example,

be

read,

neither

write

specifies

read

is

opened access

requested

less

then

read

nor

the

object

Processor

and

written,

the

rights

in

the

than,

if

the

write~

the

permi.ssable

would

Architecture

whether

or

IP

checks

granted

direction

rights

object

reference

requesting

be

illegal.

Reference

the

windowed

neither

the

requested

by

the

attribute

granted

di.rection

the

ability

Manual

object

read

nor

object

must be

by

the

indicates

attributes

to

may

be

written.

direction

reference.

equal

object

t~at

the are

write,

or

Orx::e

a window has been subsequent the

direction

(The

IP's

attenpted.

reading

not

TRANSFER

An open

The

for

active

with

be

able

window

o

transfer

o

transfer

o

transfer transfer

o

IP

controller

"in

window,

STATUS

progress".

fault". transfer

normally

mode with

transfer

window 0 block

3-3.

successfully

subrange

attribute,

read/write

)

This

the

to

write

may

it

address

line

perroi

ts

assurance

into

take

one

in

progress~

terminated terminated

termination

will

open a winnow

If

the

change

reference

otherwise

identifies

the

IP

that

a mis-programmed

it.

of

four

by

fault~

by

count

forced~

IP

detects

the

controller

status

A randan node window which

status

since

of

there

is

finished.

"in

is

IOOde

progress"

no means

The remaining

transfers

is

for

only

opened,

to

insure

an

active

the

states:

runout~

(block

with

a

(block

mode

the

fault

attribute

is

closed considered an

IP

to

two

and

are

-

the

IP

that

it

window

type

to

of

open a window

DMA

controller

mode

only) •

status

asscx::iated

to

"terminated

(set

invalid)

to

have

predict

states

are

described

checks

conforms

fault

access

every

to

occurs.

being

for

will

only)

attribute

with

set

an

by

a

terminated

when a randan

associated

in

section

TRANSFER

Windows

by

setting

may

be

transfers 3-

3.

Window

this

is

3-6

MJDE

0 and 1 have

the

mode

opened

of

described

in

block

contiguous

1

may

in

al

ternate

attribute

TOC>de,

blocks

be opened

section

transfer

when

the

which permi

of

data~

onto

3-4.

the

The

nn:1es

window this

that

is

ts

buffered

is

described

i.nterconnect

transfer

mode

may

opened.

address

attribute

be

selected

Window

high

in

speed

section

space

has

0

~

00

meaning system 3-2.

a

OVERIAY

Attempting

fault.

for

memory

windows

only;

to

the set

2-4,

random

the

transfer

which suWOrt

transfer

mode

random

is

of

windows

transfers

described

2-4

in

will

to

432

section

cause

Sane

limi

memory

may

memory.

IP references re-enables that addresses, fall

Figure of

addresses

Peripheral

ted

address

space

elect

for

to

co-Iocate

If a window

will

inhibit

in

the

the memory

subrange. Thus,

memory

in

the

subrange

3-1

illustrates

memory

and an in

the

Subsystems

spaces) may

exclusive

the

subrange. Closing a

will

of a window

Interface

Peripheral subrange base address opened

falling co-Iocated select

The asserts overlaid Sheet,

the

with

in

the

overlay

when

subrange. (See

Order

overlay

the

subrange

memory.

memory

facility

it

No.

facility

overlay

Any

rather

recognizes an 171874,

slows IP response time somewhat.

(e.g.,

not

use

as

all

or

part

is

then

opened

co-located

to

respond

when

the

respond

IP

to

open

a

hypothetical

Processor both occupy a

Subsystem

of

32K

and a subrange

attribute

will

cause

address

than

the

is

~lemented

address

the

iAPX

for a description

those

be

able

IP

window

of

the

with

memory

window

to

subsequent

and

PS

all

references

with

configuration

memory

set.

the

IP

reference

IP.

by

an

43203

based on

to

dedicate

processors

a block subranges. Such systems IP'

s range

the

over

fran

responding

that

address

merrory

the

both

overlay

space. A

size

Any

to

respond

outside

inhibit

reference

Interface

of

this

lay

except

address

signal

with

attr

overlaid

references

occupy

attribute.

in

which a bank

64K

byte

window

of

4K

rather

the

subrange

that

falls

Processor

signal).

ibute,

to

those

has been

reference

with

real

memory menory

the

same that

block

with

than

will

the

in

Data

Use

of

PS

the

in

of

a

the

IP an

of

Note unnecessarily.

specifying undefined

is

that

00

co-located

opening a

On

overlay

result

subsequent address

window

memory

the

when

there

both

reference

with

other

is

the

overlay

safe,

but

hand, opening a

is

co-Iocated

components attempt

that

falls

in

attribute

it memory

the

overlaid

set

when

there

slows IP response

window

will

to

respond

without

produce an

to

a

subrange.

3-7

iAPX

432

Interface

-64K-:!:::

,::"

-36K-

iiiiii!i!!

:-:-:-:.:.

}}

-32K-

Processor

Architecture

I\~\~\!

)}js';ilirange

wl.th

of

overlay

windo,:"

attrl.bute

::::

I

Reference

opened

Manual

set

_~_\Illi\\!

Memory

E:J

t;~;~tl

Enabled

Disabled

Illlllll\

IP

addresses

Figure

3-1

Memorv

Overlay

3-8

3-

2.

W1NIXM

WINOOWS

OPERATI(l\J

This

that

discussion

section

falls

into

covers memory-based objects

ADDRESS

The

references

presented

and

RECDGNITI(l\J

Interface

on

function

that

open windows.

recognizes address reference

CCNSISrrENCY Given

for

that

consistency series by a

GOP

Although

to

perform

does

of

the

and

CHID<

it

these

when

they

same

descr

the

objects;

Processor

fall

the

Peripheral

If

reference

not

fall

does

has

not

recognized

before

checks

an

instruction

are

described

of

the

ibes

windowed

random

the

requests

into

an

into

respond.

performing

which

checks

the

IP' s response

mode

special

are

m:mitors

its

Subsystem

address

and

responds

an

active

an

are

attempts

here

in

to

subrange

of

transfers

cases

covered

all

range.

falls

of

block

in

subsequent

Peripheral

It

bus

to

into

as

described

subrange,

address

the

equivalent

reference,

actual

to

access

as a sequence,

parallel.

an

address

an

open

to

and from

mode,

Subsystem

compares

the

a

subrange,

the

transfer.

the

steps

data

the

reference

windGl. The

interconnect

sections.

each

subranges

belOil. IP

ignores

the

IP

checks

There

carried

in

an

hardware

ordinary

address address

of

all

the

If

IP the the

it

is

out

obj

ect.

is

able

a

The

IP

insures

read/write attribute. the

position

address

of difference displacement less physical than bounds table.) does

than

the

error

not

or

base

largest

If

constraints performed. objects

are

that

line)

The

IP

of

the

PS

between

(see

equal

address

would

any

of

perform

which

Several

shown

the

is

computes

item

subrange.

the

Figure

to

and

physical

indicate

these

the

examples

in

Figure

transfer

consistent

the

(byte

length

3-2).

the

visible the 432 menory

erroneous

checks

transfer.

IP

applies

3-3.

direction

with

PS

transfer

or

double-byte)

The

visible

of

The

transfer

obj

transfer

fails,

Figure

when

of

valid

(as

the

displacement,

object

the

object

displacement

ect

length.

displacement

address

information

the

IP

3-2

the

consistency

mappings

indicated

windOil's

relative

length

am

The

(224_1).

in

detects

illustrates

of

direction

to

its

sum

rust

(A

the

a

fault

window

by

that

the

is

rust

of

be

rremory

object

check

its is,

base

the

base

be

the

less

and the

is

onto

3-9

%P

64K

Byt

Rang

Access

iAPX

432

PS

ADDRESS SPACE

-r-

--.-.-----

,

~

e e

SOBRANGE

..

p-

I

Displacement

1

_ .... _----

Interface

Transfer

Processor

Architecture

Reference Manual

432

ADDRESS SPACE

Adjusted Object Lenqth

LENGTH

1

o Adjusted

Visible

o

Count)

o

Visible

Subrange

o

Physical

o During block

oount must

o

Transfer

o

Physical

22]1-1

Object Length = Object Length - Base Displacement

Object Length =

for

block

Object Length =

Size)

Base Address = Base Address + Base Displacement

be

Displacement must

Base Address +

Figure

Initial

mode

operation.

for

randan

transfers

less

Constraints

3-2 Subrange/Window

in

than

Computations

Minimum

mode

logical

the

Visible

During Data

be

less

Transfer

(Adjusted Object Length, Byte

(Adjusted Object Length,

operation.

mode

Displacement must

Attributes

(window 0 only),

Object Length.

Transfer

than

the

Visible

(lDgical

Object Length

be

less

Mode)

the

h¥te

than

3-10

IP

WINDOW

MAPPED

432

OBJECT

----0

0

-----

----·

-------

----c///

O

----

",

----0

LJ

........

///

LJ

////

--

WINDOW -OBJECT

WINDOW

WINDOW a REFINEMENT

OBJECT

WINOOW>

-:

OBJECT

oc:

WINDOW

REFINEMENT

~

Figure

--

PORTION

3-3

OF

OBJECT

OF

WINDOW

Valid

INACCESSIBLE

Window/Object Mapping

TO

IP

AP

3-11

3-

3.

LAPX

432

RANOOM

Interface

mOE

DATA

Processor

TRANSFER

Architecture

Reference

Manual

Given

checks,

that

the

an

IP

finishes

IP

address

menory oomponent would, operation,

It

follCMS from

computation corresponding windowed double-byte

subr

ange.

address displacement

bus

cycle will byte

return

in double-byte double-byte di.splacement byte

from

transfer,

bounds

Random node

successive

read

or Figure different

wr i ting

and

placing

that

relative

object.

is

identical

For

example, assume a

4096 mapped

of

that

decodes

the

object.

into

from

of

lccation

since

of

the

object.

is

references

written

3-4,

Random

address

in

random mode.

data

the

preceding

random

That

onto

O.

If a Peripheral

object

If

location

the

four.

4197",

the

subrange

so-called

to

(assuming

~e

references

reference

the

Peripheral

accepting

on

mode

locations

is,

the

within

a 432

as

"read

byte

whose

a

subsequent

4100" ,

bus

If

the

and

another

IP

because

a windowed

validitv

Transfers,

when a window

has

Subsystem

data

the

bus

in a read

discussion

transfers

of

the

displacement

the

windowed

PS

subr

object

100

Subsystem

one

byte

displacement

bus

then

write

will

bus

it

cycle

fault

transfer

no

order

subrange.

checks

illustrates

passed

the

bus

from

the

bus

operation.

of

transfer

are

windowed

always between

subrange

of a transferred

ange

from

cycle

the

into

object

of

bytes

bus

location

and

128

long

master

is

zero,

indicates

IP

will

the

attempts

and

will

displacement

ing

is

Any

location

are

passed)

is

opened

consistency

cycle

just

in

displacement

the

windowed

bytes

with

initiates

4096",

the

"write

accept

object

to

"read

not

perform

exceeds

implied

at

any

the

for

effect

reading

as

a

wr i te

and

the

byte

or

at

base

a

base

the

IP

first

at

one the the

between

may

be

time.

of

and

a

a a a

A window opened

segment SELECr close

with

MTA

the

window and

a

SEXNENl'.

3-12

in

random node

single

When

then

invocation

executing

reopen

may

of

it

be

the

this

on

remapped

IP function

the

newly

onto a new

function

the

select

ALTER

IP

will

data

432

data

MAP

AND

first

segment.

41

03

...

....

4096

Legend

Windot'-1ed

Subrange

-..,

- -

......

3

1

2

-

Byte

-

disP1acement~

-

I

(7)

(6)

(5)

(4

(

(2)

(1) (0)

-

Windowed

Object

)

3)

Reference Subrange

Reference

Object

Byte

Sequence:

Address

Operation:

Accessed

Figure

Referenced:

(disp.)

3-4

4'99

Read

Random

G)

Byte

3

Mode

<Y

4'97

Write

1

Transfers

Byte

Read

G)

4102

Double-byte

6,7

3-13

iAPX

432

Interface

Processor

Architecture

Reference

Manual

3-4.

BIOCK

Window 0 can

allows

the

instructions

~

controllers,

references large example,

one-byte

IP's

range

While

block blocks mode.

attribute access

mode

also block opened,

BLOCK

MJlE

Window

applicable specif

at

anount

the

or

available

of

data,

When

can

directions

implies

of

data

and

ATl'RIBUTES

0

has

only

ies

the window. The value

(a

represents

byte

count

transferred)

However,

the displacement target

object.

MJDE

be

MTA

opened

Peripheral

(e.g.

iAPx 86 str:i.ng

which

high

full

of

speed.

data

content

double-byte

for

mode

is

well-suited

it

provides

window 0

specify

requires

serial

to

be

the

whole

an

additional

when

size

value

• The IP

plus

one

of

the

of

less

0

byte

checks

TRANSFER

in

random

Subsystem

are

capable Block

through

of

PS

subr

use

with

is

opened

reading

closing addressing

read

block

it

is

the

or

is

opened

block

this

than

indicates

count

to

byte

count

m::Xie

of

mode

a

small

any

object

ange.

random

for

less

addressing

or

writing,

and

written

transferred

attribute,

that

attribute

the

number

that

is

independent

insure

does

or

in

to

take

operations)

generating

also

oermits

PS

may

be

This

the

in

is

in

helps

mode

high

block

but

re-opening

of

the

defined

in

block

is

to

may

range

of

a

one-byte

that

not

exceed

block

mode. Block mode

advantage

and

consecutive

the

address

transferred

to

keep

windows.

speed

transfer

flexibility

mode,

not

roth.

the

windowed

when

sequence.

~

count,

IOOde.

be

rroved

from

bytes

to

block

of

the

sum

the

of

devices

transfer

subrange.

ITOre

than

the

window.

object.

the

The

byte

through

0-65,535:

be

transferred

subrange

of length

software

such

address

of

through

of

large

random

direction

To

change

Block

windCM

which

count

is

to

size.

the

base

of

as

a

For

a

the

The

is

the the

be

the

The

base relative indicates

object.

refinement

3-14

displacement

to

the

beginning

that

The

of

base

the

displacement

object.

attribute

of

block

the

starts

and

locates

windowed

at

byte

the

count

first

object.

lowest

essentially

byte

A

value

address

of

the

of

define

block

zero

the

a

WINOOWS

BLOCK

Since

transfer

most

The

BI.D:K

From

transfer fast

mode. The

transfer

controller.

sub to

MODE

the

of

only

moE

the

menory,

range, the

type

CCNSIS'lENCY

byte

from

the

required

checks

OPERATICN

p::>int

proceeds

IP

activity

When

the

of acknowledgement that

the

data The mode

IP

achieve

high

transfer

to

optimize Interface to

Peripheral

utilization

employs an

speed block

the

Processor

of

count

the

perspective

made

of

much

the

IP

acts

being

an

IP

accepts

PS

bus

of

has

actually

is

predefined

transfer

Subsystem

the

432

CHEr!K

and

base

consistency

displacement of

the

checks

during a transfer

view

of

like

a randan

provides

the

Per

much

as a passive

address

cycle.

a

write

on-chip

driven

or

been

by an

reference

supplies a byte

Note,

operation

written

first-in-first-out

transfers

b¥

window

using

buffers

block

the

mode

transfer

processor

packet

432

are

ipheral

transfer,

better

agent

active

however,

does into

in

buffered

D's

FIFO

transfers

requests

bus.

effectively

object,

when

the

direction

Subsystem

except

response

on

the

PS

falls

or

double-byte

that

not

the

windowed

moae:--8ince a block

attributes,

hardware

and

predefine

the

IP

can perform

window

and

is

byte

bus,

that,

time

PS

bus,

all

processor

within

in

window

block

neccessarily

object.

(FIFO)

the

buffer

IP

assistance.

to

improve

to

reduce

the

opened. count.

a

block

like

in

a block block

or

u.1A

D's

according

mode,

IP

imply

to

is

able

The

response

its

In a block

eight-~yte

processor buffer

requested

enough

In

free

a

double-bytes

internally. IP

post-stores

single

processor

packet

and

by

block

read

block

supplies

Peripheral

space,

from

When

operation,

of

rus

the

mode

the

an

eight-byte

packet

the

data

from

transaction.

bytes

or

Subsystem

IP

prefetches

write

operation,

Peripheral

buffer

bus

accumulates more

operation.

Interface

the

It

holds

Processor

windowed

the

double-bytes

ooscycles.

another

block.

the

Subsystem bus and

block

in

the

object

block

from

When

IP

accepts

than

eight

windowed

pre-fetches

in

one

in

an

internal

the

buffer

the

buffer

bytes

buffers

bytes,

object

an

432

as

has

or

them

the

in

a

3-15

iAPX

432

Interface

Processor

Architecture

Reference

Manual

Canpleting

byte

count

MAP

AND

SELECl'

"force

FIFO

AND

termination"

to

432 menory. Then,

SELECI'

window 0

block

mode generate window.

When

attribute,

will

BLOCK

A been occur.

and

be

short

moE

block

node

transferred,

In

issues Following of

window 0

state.

be

In

acknowledged

transferred.

continuing

faul

ted

wimow

a

block

is a two-step

DATA

invalid

a

the

SEG1EN.I'

winda-t

fault,

the

IP

if

the

(close

without

interrupt

transfer

autanatically

TERMINATICN

transfer

or

both

an

interrupt

cases,

termination,

will

the

cause

error

(negatively)

This

to

transfer

cannot

node

write

process.

SEGmNI'

function

on window

the

FUNcrICN

the

first -forcing

transfer

will

it

may

the

IP

request

any

address

the

state,

prevents

data

be

re-used

transfer

First,

o.

This

AP

must

with

window).

the

AP,

length

takes

size

is

terminate

updates

to

reference

windCM

requests

by

the

a

DMA

after

a

until

which

the

AP

with

the

entry

causes

issue

an

If

an

entry

the

AP

termination,

and

preserve

is

the

same

care

of

the

not a multiple

oormally

prematurely

the

transfer

notify

the

falling

to

for

fault

data

IP,

and

transfer

but

controller,

fault

it

is

has

closed

is

shorter

must

issue

state

the

IP

additional

state

operand

attempts

the

as

the

last

of

when

all

should

status

Attached

in

enter

00

data

for

example,

than

an

operand

to

empty

ALTER

to

the

block byte

block

eight.

bytes

attribute

Processor.

the

subrange

the

will

ALTER

to

close

IP

count which

a

fault

error

be

the

its

MAP

set

will nOOe

have

will

fran

been det;.ected. The

and

re-opened.

to

a

be

The

IP

tracks

on-chip

count each

byte

attribute

byte

decremented

operation

The

IP

will

fault

itself

This

function

during

force

is

done

with

forced."

of

any

the

requalify

physical

node".

the

oounter.

when

transferred.

fran

is

terminated

zero)

terminate

the

transfer.

termination

by

executing

the

Finally,

inter

termination

processor

processor",

progress

The

the

window

When

all

normally.

a

block

before

transfer

conmunication

"close

of

a

IP

sets

is

the

bytes

transfer

In

addition,

the

an

ALTER

status

may

windows",

block

this

transfer

counter

by

equal

opened and decrements

on-chip

have

transfer MAP

attribute

be

forced

counter

been

transferred

prematurely

the

I/O

has

AND

SELECr set

by

the

underflows

if

controller

been to

IP's

messages "suspend and

or

"close

windows

means

to

the

it

of

byte

with

and

it

detects

completed.

DATA

SEGMENT

"termination

receipt

fully

am

enter

an

(is

the

a

may

of

3-16

WINOOWS

BLOCK

As mentioned

displacement on-chip displacement gives Peripheral

In

transfer through a address and addresses

MODE

rise

swept

l6-bit

ADDRESS

earlier, of a transf€r

displacement

is

to

two

Subsystem

addressing,

operation

block

of

references

Peripheral

swept

is

sub range must be

transferred. mode

write

In

source/sink

repeatedly For a

acts a bytes)

read

as a data

data

sink.

of

conserves

requires

IP's

byte

setting

range

or

Cbuble-~te

transfer

shows hoo

Figure

operation.

addresses

operation,

source;

By

data

"subrange

available

in

block

source

ING

in a block

counter.

independent

addressing

in

block

the

Peripheral-Subsystem

"sweeps" addresses will

be

Subsystem

equal

at

bo

least

3-5

addressing,

a

single

this

for a write

permitting

through a

space."

up a

for of

mode

32K

concurrent

the

using

addressing

mode

inbo

the

Unlike

of

the

techniques

mode: swept

serially

in

the

n,

n+l,

buses

the

number

as

illustrates

the

location

single

the

transfer

single

To

transfer

byte

subrange,

range

source/sink

works

in a block

transfer

windowed

the

object random mode, subrange

that

and

(fran

displacement. may

source/sink.

bus

master

100

addresses

windowed subrange.

n+2

•••

or

n,

n+2,

respectively.

of

bytes

large

as

swept

master

in

(byte

or

operation,

of

location,

32K

transferred,

the

addressing

driving

the

windowed

double-byte)

the

location

large

source/sink

bytes

leaving

use

is

with

needed

other

bo

perform addressing. mode

read

IP

determines

b¥ means

then,

the

of

its

object

This

be

That

n+4

The

number

the

used by

driving

bo

•••

range

of

in

the

high)

is,

the

for

of

so

the

bytes

a

block

transfer

subrange.

location

serves

blocks

(up

to

64K

addressing

in

only

randan

half

of

mode

the

windows. Only a

the

same

Figure

3-6

operation.

8-

PS

as

Note

that

in a block

in

window

double-byte.

the

IP

mode

0'

transfer.

s subrange

has

no

knowledge

as

It

a

of

s~ly

signal

the

addressing

considers

to

transfer

any

technique

address

the

reference

b¥te

or

3-17

41

iAPx

03

432

Interface

-----------

Processor

Byte

Architecture

diSPlacement~

Reference

(7)

(6)

Manual

4

096

Legend

Reference Subrange Reference

Object

Windowed

Subrange

Sequence:

Address

Operation:

Byte

Figure

3

2

1

---

Referenced:

Accessed

3-5

Block

- - -

(disp.):

Mode

Windowed

Object

<D

4,99

Write

345

Writes

(5)

(4) (3)

(2)

T

(Base

3

(1)

(0)

Displacement)

!

-

G)

Byte

- Swept Addressing

4100

write

Byte

write

G)

4101

Byte

3-18

4096

Legend

Reference

Sub

range

Reference

Object

.....

----,,"

Windowed

Subrange

Sequence:

Address

Operation:

Byte

Referenced:

Accessed

,,'-

(disp.):

"

,

,,,,

""'-

Byte

""'-

displacement,

,~---~

Windowed

Object

CD

4'96

Read

Byte

2

(7)~

(6) (5)

(4)

(

(2)

(1)

(,)

G)

4'96

Read

3)

Tf;Base

1

Byte

3

Displacement)

Figure

3-6 Block

Mode

writes

- Source Addressing

3-19

iAPx

432

Interface

Processor

Architecture

Reference Manual

3-5.

Window 1 may

INTE~

be

processor-memory

by

the

transfer changed transfer

to

written

at

the

Peripheral

any time

mode

in

exactly

set

TRANSFERS

opened

onto

interconnect

JlDde

attribute

~

closing

differently.

Subsystem;

the

same

either

space.

the

when

window

the

432

memory

The

address space

window 1 is

and

re~pening

Both address spaces appear

interconnect

fashion

as

memory

objects

objects.

space

opened;

may

be

or

the

is

selected

it

may

it

with

identical

read and

432

be

the

3-20

OiAPTER 4

FONcrIOOS

This execution shows next operands and an describe

chapter

of

hCM

windCM 4 is

section

how

describes

all

Interface

explains

o~""Ode

the

IP

used

how a

through

executes a requested

infonmation upon campletion

4-1.

Management

request the update and window. facility status

requests

identifiying

these function. which controller

updates Processor. can be completion

FUNCrIOO

of

area

I/O

controller

use

Briefly,

in

information

execution

fields

Finally,

the

IP

can

the

disabled,

to

FACILITY

the

of

the

function

opcode

to

records

inspect

status

If

desired,

reach

INTERFACE

IP

function

the

processor

software

infonmation recorded

the

IP

by

reading

of

a

into

the

obtain

the

execution

in it. infonmation

thereby

the

AP.

the

common

Processor

to

provide

function

the

of

the

facility data and

records

state

the

field;

function

the

infonmation

the

return-value

Upon

completion

successful

allowing

facility

functions.

access

is

windCM.

function

operation.

segment (see

the

Interface

in

status

the

this

by

field.

writing

request

it

of

same

am

functions

interrupts

function

only

interrupts

to

requested

The

centers

this

area

of

the

I/O

controller

area,

needs

field,

of

any

completion

that

the

figure

The

supports

The

first

facility.

last

and

returns

on

two

the

4-1).

Processor

via

the

function

IP

section

by

writing

sections

status

function

itself control request

may

obtain

controller

operands and an

and

the

IP

reads

to

execute

produces a

where

function,

its

value

the

Attached

interrupts

for

unsuccessful

the The

Both

the

IP

In

logical onto an

the

ALTERMAP

mode,

processor

corresponding obtains

memory.

access

Notice conventional function and

status

Figure AND

SELECl'

o and

windCM,

issued.

a

PS

request

registers.

4-2

illustrates

DATA

selects

is Windows

processor

the

control

data function PS

memory

to

fields

that

this

memory-mapped

area

fields

the

SEG1ENT,

a

different

the

only one through which

0 through 3

and

432

memory.

window

segment and

request.

subrange

in

the

interface

peripheral

are

effect

which

432

are

(window

its

By

function

read and

of

in

this

data

segment.

available

4)

is

permanently opened

mapping cannot be changed by

reading and

locations,

request

mechanism

device

written

executing a

case

al

ters

Window

function

for

the

area

like

function,

data

wr i ting

IP

controller

located

is

similar

controller;

command,

ALTER

the

map

of

4,

the

requests

transfer

control between

the

in

432

to

the

data

MAP

window

may

4-1

a

be

iAPX

432

Interface

Processor

Architecture

Reference

Manual

Operands

(reserved)

Function

Process

Selection

Processor

Figure 4-1 Function Request Area

Opcode

Data

State

Index

Segment

9

8

7

6

4-2

IP

WINDOWS

432

SYSTEM

IP

WINDOWS

FUNCTICNS

432

SYSTEM

0---

------0

0 0 0

0

----

------0

-_

....

------0

...---

---

fI

___

ORIGINAL

--_~

__

.........

DATA

----

---0

____

D

MAPPING

B

IP

PROCESSOR

SEGMENT

DATA

SEGMENTS

ALTERED

WINDOW ~ MAP

Figure

4-2

Function

Example

4-3

iAPX

4-

2.

FUNCrICN

The

performance

view

as a sequence

controller,

the

execution

The

IP

second

an

undefined function to

accept

432

running

executes

function

state

implementation

to a single

routine

Interface

REC.UFSTS

Processor

of a function

of

three

on

the

of a function.

functions

before ~ prior

result.

field

a

will

The

(see

function

assign

(task)

Architecture

may

be

phases,

AP,

performs

serially;

function

appendix

completion

A)

request.

responsibility

which

will

considered

as

shown

the

requesting

has

indicates

A

typical

for

serialize

Reference

fram

in

figure

first

been

completed

state

the

requesting

the

Manual

the

AP

point

4-3.

phase,

requesting

execution

produces

subfield

IP' s readiness

IP

controller

functions

requests.

The

of

IP

~

the

Given

appropriate

requests

issued

concurrently

consider

window

O.

Subsystem

the

Attached

for

any

other

PROCESS

The of

select index

of

list

The

soon

FUNCrICN

Each

SELECI'ICN

IP

controller

the

IP

a

into

the

processor

in

the

IP

will

as a function

function

appendix execution operarrls

o~ode

is

(which

a

IJ.1A

controller

If

the

bus

. between

Processor)

purpose).

process

process,

a

designated

IP's

attempt

OPCODES

is

B).

phase

must

The

of

be

transferred.

Peripheral

are

identical

with

IJ.1A

transfer

can

must

specify

environments

the

IP

controller

slot

data

segment.

processor

to

qualify

opcode

is

uniquely

act

of

writing

function

in

place

Subsystem bus

to

other

window

driving

controller

cycles,

use

the

that which

must

in

the

Wi

object,

a

and

written.

identified

into

performance.

in

the

function

arbitration,

all

windowed

activities.

a

block

rrode

relinquishes

the

IP

controller

rus

for

a

function

exist

in

deposit a process

function

th

this

process

lock

by

the

request

index,

object

the

a

one-byte

opcode

Therefore,

request

transfers)

transfer

the

function

be

performed

the

432

and

can

specified

field

the

area

function

For

example,

Peripheral

(running

request

system.

selection

facility

the

be

located.

process

opcode

triggers

function's

before

may

be

through

on

(or

in

one

To

area

process

as

(see

the the

4-4

---------.

Interrupt

from

I

•

IP ~ - -

I

•

Read

function

state

Write

operands

Write

opcode

I \

"

Perform

\

other

\

processing,'

\ I

_____

,.-_-_-_~

__

\

~

Read

function

state

FUNCl'ICNS

Request

Phase

\

Execution

Phase

...

Figure 4-3

•

Function

Performance

Read

return-

value

Phases -AP

Completion

Phase

View

4-5

iAPX

432

Interface

Processor

Architecture

Reference

Manual

FUNCl'IOO

An

Interface

<DubIe-byte operands the

OPERANDS

by

function

operands.

writing

lcwest-addressed are

written cases, over)

one

• Each opcode required, not

be

initialized.

Interface

illustrated

to

or

so

unused

processor

in

<DubIe-bytes.

A

short 0-65, length,

MAP

AND

requires

535) • a

SELECr

ordinal

This

displacement,

a

short

subrange.

A

bit

field subfields. varies

to

according

the

specify

is a str

The

AL'IER

transfer

Processor

values

request

location

successively

nore

operand

implicitly

high~rder

See

functions

figure

is

type

DATA

SEGmNT

ordinal

ing length, to

the

MAP

AND

node,

function

The

into

area.

of

Appendix B

4-4;

a a

of

an

16-bit

operarrl

index,

operand

of

16

position

function.

SELECI'

rnennry

IP

controller

may

require

locations

The

the

field

first

and

higher-addressed

slots

may

be

identifies

locations

for

the

accept

all

three

operarrl

unsigned

is

typically

etc.

function

bits

am

is

that

definition

For

specifies

is

Subfields

DATA

overlay,

SEG1ENT

etc.

fran

specifies

of

the

operarrl

the

remaining

locations

reserved

the

number

in

the

operands

function

types

binary

used

example, when

used

to

open a windGl,

divided

in a bit

function,

zero

a

operands

goes

and

are

of

surrmary.

of

operands

are

integer

to

the

size

into

of

a number

each

field

for

to

seven

function's

field

in

the

operands

(in

some

skipped

operands

field

need

stored

(range

specify

the

ALTER

of

the

subfield

operand

example,

in

as

a

it

of

An

object that the

object.

one the access access

is

the

IP

uses

The

of

the

selected

descr

descriptor

the

developnent

performs

develops

the

4-6

selector

function's

an

lcw-order

four

context.

iptors

actual

is

identical

standard

object's

identifies

actual

object

subfield

currently

The

in

the

refers,

function

432

physical

an

access

operand.

selector

entered

high~rdersubfield

entered

via

oper

to

GOP

type,

operand

of

the

access

the

object

and.

addressing.

rights

address

descriptor

Figure

to

object

segments

segment.

table,

This

and bounds

fram

the

Note

for

4-5

illustrates

obtain

access

selector

associated

indexes

to

the

three-level

that

checking

object

selector.

an

identifies

one

The

object

the

object

how

to

an

with

of

the

selected

that

address

IP

also

as

it

FONcrICNS

15

I I

~~

________

15

~y

_______

l~-------------(16-bit

I : : : i : : : : : : : : ! :

,

15

l

v,------I

l,------(Subfields

..,

-J'

21!

I f

I~

,

:]

~Entered

"'--------Access

Short

Bit

Object

Ordinal

unsigned

Field

Selector

Access

~,

=

Context

gl = Entered

l'

=

Entered

11 = Entered

Descriptor

(14-bit

defined

Segment

Access Access Access Access

unsigned

integer)

by

function)

Segment

Segment 2

Segment 3

Index

integer)

Identifier

1

Figure

4-4

Function

Operand Types

4-7

~

432

Interface

Processor

Architecture

Reference

Manual

15

p0000000000001Il~

\ \ d °

\ \

\ --- - - - - - - - - - - - - -,

\

---------

L 1 L

,

Object

Entere

Access

Selector

Access

Descriptor

-- - - - - - - - - \

o 0

~----------~

Context

Access

o 0

Segment

Entered

Segment

Index

~\

Access

1

Operand

Identl.

\(2)

(1)

UI>

fO

l.er

\

r---~-----"'"

L

~------------

Entered

Segment : __

Selected

Object

0

Access

'Object

\ Ma

'"..:.

j>p~::.g-,

L

Entered

J

__

,

Segment

Tab1~J

o.

J

::L

o

o o

Access

3

4-8

Figure 4-5 Object

Selection

4-

3.

FUNcrICN

The

IP

the

IP

Processor

after

it

refrain

per

forms

controller.

with

has

requested

from

requesting a second

EXOCUTICN

the

actual

Therefore

associated

execution

IP

control

execution

of

a

the

IP

controller

software)

of a function

function).

function

is

free

(except

FUNcrIONS

independent

(an

Attached

do

other

that

it

of

work must

Altr~ugh

varies,

to

most

the

figure

functions.

execution. Function

of

the The function facility

request

fetches

request

function

IP

execution

sets

execution

is area the

area.

destination

return-value, function

The

state

request

IP

terminates

subfield

information completion execution. the

context,

during

execution

IP's

4-6

begi~~

request

the

state

"in

use".

arrl

decodes

operands

It

operands

the

IP

area.

arrl

on

discriminating

state

The

IP

process

of a function.

execution

shows

the

Note

when

area

of

process

The

required

then

with

the

writes

execution

generating subfield

records

arrl

processor

of

basic

that

the

mawed

window 4

to

irrlicate

IP

reads

it.

After

by

performs

result(s).

it

into

by

an

irrlicates

additional

any

given

sequence

IP

checks

IP

detects

by

window 4

to

the

decooing

the

function

the

updating

interrupt

IP

interrupts).

information

objects

function

of

steps

for

faults

that

the

has

"in-progress"

that

the

function

opcode from

the

opcode,

from

operation

If

the

function

corresponding

the

function

(see

awendix

successful

in

when

it

detects

necessarily

that

throughout

opcode

been

dur

the

am

produces

field

completion

The

or

one

or

is

common

field

written.

ing

request

function

the

function

updates

of

D

function

faulted more a

fault

the

IP

a

the

for

of

4-4.

FUNcrICN

Normally function subfield.

be

examined

faulted.

CDMPLErICN

the

IP

controller

completion;

In

any

case,

to

determine

it

may

the

if

will

also

use

poll

function

the

function

the

IP's

the

function

completion

completed

interrupt

completion

state

subfield

successfully

to

detect

state

must

or

4-9

iAPX

432

Interface

Processor

Qualify

Selected Process

Decode Opcode

Perform

operation

Architecture

no

Reference Manual

Update

destinations

Update

Return-value

Update

function

completion

state

Gener~

1nt:~J

Figure 4-6 Basic IP Function Execution Flow

4-10

FUNCl'IONS

Successful

execution

of a destination

field execution).

of

the

In return-value. function status. function

4.

The

returns

The

IP

request

low-order lowest-addressed stored return-value content

Appendix B

return-values a one-byte of

is

is If

undefined. produce a the

in

consecutively

of

excess

standard

value

the

value

O.

In

either

undefined.

a

function

return-value,

return-value

is

provides

produced

type

"true"

If

of

a

operand

function

request

addition,

For example,

the

current

writes

area,

return-values where

byte

location

higher

less

than

high-order

the

by

of

return-value

that

indicates

case

faults, a

function

is

the

1 and

the

then

field.

function

(that

is,

area

or

alternatively,

the

values they

of

any

of

the

locations.

the

length

locations

format

all

functions.

"true"

the

value

of

contents

canpletes

the

typically an

actual

is

never changed

READ

PR:CESSOR

of

the

into

may

be

return-value

field

and any

of

the

is

undefined.

and

called

or

"false."

low-order

the

upper

of

the

successfully,

IP

does

causes

operand~

same

functions

STATUS

IP' s system

the

results

inspected

is

additional

When

the

return-value

interpretation

Several

a

functions

boolean.

The

bit

of

the

seven

bits

return-value

but

rot

alter

the

alteration

the

operands

by

function

produce

AND

clock

field

through

stored

of

window

in

bytes

length

of

field,

of

produce

This

low-order

value

"false"

of a boolean

field

it

does

the

content

a

CLOCK

and the

the are

the the

the

is

a

bit

is

not

of

4-11

• 'it'

n

The

preceding

Interface

oper

ation.

reference direct of

tool

initialization chapter

is

functions

24-bit

functions.

to

be

first

entered

in

chapters

Processor's

The

IP

mode

is

of

this

logical

also

provides

distinguished

base-plus-displacement

It

may

be

characterized

utilized

(see

describes

and

exited.

physical

in

exceptional

appendix

reference

The second

reference

manual have

reference

ptzsical

rom

addressing

circumstances

E)

and

post-nnrtem

mode

section

mode.

PHYSICAL

REEKRENCE

Dmplicitly

node,

its

reference

logical

reference

and a

as a powerful

diagnostics.

switching-hCM

covers

CHAPTER

5

MJOE

described

mrmal

mode.

nnde

Physical mode

l~ited

and

such

subset

rud~entary

as

system

physical

addressing

the

of

by

This

mode

and

5-1.

An

logical

REFERENCE

Interface

reference

controlled

An

Interface assertion 43203

of

VLSI

receiving

node. with

the

mode

Sioce a "send

the

proper

ability

can

be

processor

access

descr processors" broadcasting processors precautions. entering

An

Interface

logical

global

startup logical

physical

reference

IPCs

IPC. The

node,

lvDDE

SWITCHING

Processor

mode

circumstances.

Processor

its

INIT

Interface

an

"enter

Processor

physical

to

right

of

432

software

l~ited

object

iptor

rights

the

should

Table

by

references.

for

can "enter only

E-l

reference

Processor

mode

in

physical

response

and

then

can

switch

(and

enters

line

dur

processor"

for

the

restricting

a

processor

place

physical

be

granted

shows

mode.

exits

when

IlPde).

of

respond

from

vice

physical

ing

system

Data

Sheet,

reference

IPC

target

to

place

physical

versa)

reference

initialization

Order No. 171874)

mode"

requires

processor's

an

IP

distributioo

However, any 432

obj

ect . with

all

IPs

into

reference

broadcast

the

attributes

physical

it

receives

This

IP

is

to

the

to

IPC.

reference

a

local

qualify

reference

only

mode

IPC

an

access

processor

in

physical

of

physical

mode" IPC.

rights

of

the

local

IPC

the

under

in

carefully

response

(see

when

in

descriptor

reference

this

right

process

"broadcast

with

IP

windows

nnde and

IPC

(it

is

considered

processor,

mode

or

logical

object,

in

with

mode

Thus,

careful

after

enters

ignores

enter

to

iAPX

upon

IP

an

to

by

a

5-1

iAPX

432

Interface

Processor

Architecture

Reference

Manual

5-2.

In

window

PHYSICAL

physical

is

recognition

transfer

displacement

address address. that used

Note

either either

no

length

in

physical

that

random

432

operating

windCM

5-3.

The physical

always

4,

the

PHYSICAL

IP

controller

reference

identical,

execution,

reference

mode

counterparts. See

the

function

the

operation

REFERENCE

reference

replaced

of

a

The 432

of

reference

in

physical

or

memory

in

physical control

REFERENCE

fault

operations

of

these

b¥

subrange

as

b¥

adding

transfer

block

summary

transfer

space

node

windCM.

may

node.

to

logical

handling,

functions.

mDE

mode

ADDRESSING

the

a

24-bit

object

address

in

logical

the

displacement

length

faults

node

reference

can

addressing.

mode, window 0

mode

or

the

interconnect

may

also

mDE

FUNCI'ICNS

request

execution

These corresJ.X)nd

reference

and

are

similar

in

Appendix B

reference

segment

reference

is

always

occur.

and window 1

change

functions.

completion

to

the

for

detailed

base

the

IP

node.

to

the

set

to

No

system

may

address

the

characteristics

of

four

closely,

phases

logical

attribute

address.

determines

It

forms

segment

16

2

bytes

objects

be

opened

be opened

space.

functions

but

are

The

of

request,

physical

reference

descriptions

of

Upon

base

onto

An

mode

a

the

so

are

in IP

of

in

not

of

The

o

physical

Sm'

PERIPHERAL

READ

ALTER

SEND

PRCCESSOR TO

reference

PROCESSOR

MAP

AND

mode

SUBSYSTEM

STATUS

SELECl'

PHYSICAL

fUnctions

t-DDE

AND

CLOCK

are

~

SEG1ENI'.

5-2

.

This occur

chapter

as philosophy contains

in

the

is

not

of

the

432

the

Peripheral

faults

is

describes

the

IP

follows

faults

432

system.

predefined

system

somewhat

IP

performs

that

so

they

do

The

and

may

user.

Subsystem

different

faults,

functions.

of

the

not

response

be

tailored

The

IP's

requires

than

exceptional

GOP:

affect

to

dual

that

for

In

the

other

a

fault,

through

role

the

GOP.

general,

processor

processes

in

the

strategy

CHAPTER

corrlitions

i.e.

fault software the

432

FAULTS

which

the

IP

detects

or

processors

handling,

to

the

system

for

6

can

fault

and

needs

and

in

handling

6-1.

FAULT

When a fault

fault and fault specified

information

an

operator

codes

in which was operator

values

for

ID

the

corresponding

When

the

IP

information

the

AP

to

inform

state bits examines

For sequence

execution

the

Then,

appropr

for

field

which

the

faults

of

state

time

when

software

iate

software

contains

which

REPORTING

occurs,

the

area.

ID

recorded

are

specified

Appendix B. The

executing

when

corresponds

function

operator

has

area

of

the

deposited

am

it

codes

IDs.

updated of

function

the

fault

corresponding

occurred

steps,

when

the

which

like

the

fault

handles

manner. The

completion

of a partially

IP

records

Faults

in

operator

the

to

each

are

the

fault.

request

level.

fault

during

SEND

function

occurred

the

execution

information

are

distinguished

the

fault

about

information

Appendix C. The

ID

designates

fault

IP

not

information

function

information

the

or

was

function

the

The

facility

If

execution

RECEIVE,

faulted.

to

be

fault

state

executed

encountered.

code.

same

in

as

the

state,

AP

may

to

acquire

the

IP

area

of a function

the

This specified can

respond

information

function.

the

by

a

operator

the

Note

the

values

respective

the

IP

check

the

has

faulted,

for

more

IP

records

information

more

in

is

fault

area.

IDs

IP

function

A

unique

that

for

fault

interrupts

function

field

the

detail.

with

allows

precisely.

the

necessary

in

a

code

The

are

the the

of AP

a

the

fOC)st

6-1

iAPx 432

The

IP

records

processor

these

fault operation node, of

logical

these

faults.

Interface

objects

information

in

which

reference

modes

fault

(refer

utilizes

Processor

information

to

Appendix A

areas).

faults

may

node,

specific

Architecture

in

various

There

be

generated:

for

are

areas

detailed

three

and window-mapped

fault

information

Reference

of

IP

description

Intel iapx 432 User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual