INNOLUX V500DK2.LS1 Specification

Page 1
PRODUCT SPECIFICATION
Customer:
Tentative Specification Preliminary Specification
□ Approval Specification
MODEL NO.: V500DK2
SUFFIX: LS1
Rev. A1
APPROVED BY SIGNATURE
Name / Title Note
Please return 1 copy for your confirmation with your signature and comments.
Approved By Checked By Prepared By
Chao-Chun Chung
Version 0.0 1 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Carlos Lee
Archer Chang
Page 2
PRODUCT SPECIFICATION
CONTENTS
CONTENTS.......................................................................................................................................................................2
REVISION HISTORY ........................................................................................................................................................4
1. GENERAL DESCRIPTION ............................................................................................................................................5
1.1 OVERVIEW ......................................................................................................................................................................... 5
1.2 FEATURES .......................................................................................................................................................................... 5
1.3 GENERAL SPECIFICATI0NS........................................................................................................................................... 5
1.4 MECHANICAL SPECIFICATIONS................................................................................................................................. 6
2. ABSOLUTE MAXIMUM RATINGS ..............................................................................................................................7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT ................................................................................................................ 7
2.2 PACKAGE STORAGE ....................................................................................................................................................... 8
2.3 ELECTRICAL ABSOLUTE RATINGS............................................................................................................................. 8
2.3.1 TFT LCD MODULE ........................................................................................................................................................ 8
2.3.2 BACKLIGHT CONVERTER UNIT ............................................................................................................................... 8
3. ELECTRICAL CHARACTERISTICS..............................................................................................................................9
3.1 TFT LCD MODULE ........................................................................................................................................................... 9
3.2 BACKLIGHT UNIT.......................................................................................................................................................... 12
3.2.1 CONVERTER CHARACTERISTICS........................................................................................................................... 12
3.2.2 CONVERTER INTERFACE CHARACTERISTICS ................................................................................................... 14
4. BLOCK DIAGRAM OF INTERFACE ..........................................................................................................................16
4.1 TFT LCD MODULE ......................................................................................................................................................... 16
5 .INPUT TERMINAL PIN ASSIGNMENT.....................................................................................................................17
5.1 TFT LCD MODULE ......................................................................................................................................................... 17
5.2 BACKLIGHT UNIT.......................................................................................................................................................... 23
5.3 CONVERTER UNIT......................................................................................................................................................... 24
5.4 LVDS INTERFACE........................................................................................................................................................... 25
5.5 COLOR DATA INPUT ASSIGNMENT......................................................................................................................... 27
6. INTERFACE TIMING..................................................................................................................................................28
6.1 INPUT SIGNAL TIMING SPECIFICATIONS .............................................................................................................. 28
6.1.1 Input Timing Spec for FHD, Frame Rate = 50Hz............................................................................................ 28
6.1.2 Input Timing Spec for FHD, Frame Rate = 60Hz............................................................................................ 29
Version 0.0 2 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 3
PRODUCT SPECIFICATION
6.1.3 Input Timing Spec for FHD, Frame Rate = 100Hz.......................................................................................... 29
6.1.4 Input Timing Spec for FHD, Frame Rate = 120Hz.......................................................................................... 30
6.1.5 Input Timing spec for QFHD, Frame Rate = 24Hz......................................................................................... 31
6.1.6 Input Timing spec for QFHD, Frame Rate = 30Hz......................................................................................... 31
6.2 POWER ON/OFF SEQUENCE ...................................................................................................................................... 34
7. OPTICAL CHARACTERISTICS ..................................................................................................................................36
7.1 TEST CONDITIONS ........................................................................................................................................................ 36
7.2 OPTICAL SPECIFICATIONS ......................................................................................................................................... 37
8. PRECAUTIONS ...........................................................................................................................................................42
8.1 ASSEMBLY AND HANDLING PRECAUTIONS........................................................................................................ 42
8.2 SAFETY PRECAUTIONS ................................................................................................................................................ 42
8.3 SAFETY STANDARDS.................................................................................................................................................... 42
9. DEFINITION OF LABELS ...........................................................................................................................................43
9.1 MODULE LABEL............................................................................................................................................................. 43
9.2 CARTON LABEL.............................................................................................................................................................. 44
10. PACKAGING.............................................................................................................................................................45
10.1 PACKAGING SPECIFICATIONS ................................................................................................................................ 45
10.2 PACKAGING METHOD............................................................................................................................................... 45
10.3 UN-PACKAGING METHOD ....................................................................................................................................... 46
11. MECHANICAL CHARACTERISTIC ........................................................................................................................47
Version 0.0 3 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 4
PRODUCT SPECIFICATION
REVISION HISTORY
Version Date
0.0
Mar.25.2013
Page
(New)
All All
Section Description
Tentative Specification Ver 0.0 was first issued.
Version 0.0 4 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 5
PRODUCT SPECIFICATION
1. GENERAL DESCRIPTION
1.1 OVERVIEW
V500DK2-LS1 is a 50” TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS
interface. This module supports 3840 x 2160 Quad Full HDTV format and can display true 1.07G colors
(8-bit+FRC). The driving board module for backlight is built-in.
1.2 FEATURES
High brightness (400 nits)
High contrast ratio (5000:1)
Fast response time (Gray to Gray typical : 6.5 ms)
High color saturation (NTSC 72%)
Quad Full HDTV (3840 x 2160 pixels) resolution, true HDTV format
LVDS (Low Voltage Differential Signaling) interface
Optimized response time for 100Hz/120Hz frame rate
Viewing Angle : 176(H)/176(V) (CR>20) VA Technology
Ultra wide viewing angle: Super MVA technology
RoHs compliance
T-con input frame rate : FHD 50/60Hz, FHD 100/120Hz or QFHD 24/30Hz,
Output frame rate: QFHD 50/60Hz, QFHD 100/120Hz or QFHD 48Hz/60Hz
1.3 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 1095.84(H) x 616.41(V) (50” diagonal) mm
Bezel Opening Area 1103.04(H) x 622.41(V) mm
Driver Element a-si TFT active matrix - -
Pixel Number 3840 x R.G.B. x 2160 pixel -
Pixel Pitch(Sub Pixel) (H) x (V) mm -
Pixel Arrangement RGB vertical stripe - -
Display Colors 1.07G colors (8-bit+FRC) color -
Display Operation Mode Transmissive mode / Normally black - -
Surface Treatment
Rotation Function
Anti-Glare coating (Haze 1%)Hardness 3H
Achievable (3)
- (2)
(1)
Display Orientation
Note (1) Please refer to the attached drawings in chapter 11 for more information about the front and back outlines.
Note (2) The spec of the surface treatment is temporarily for this phase. INX reserves the rights to change this feature.
Note (3)
Version 0.0 5 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Signal input with “INX” (3)
Page 6
PRODUCT SPECIFICATION
Tcon
Boar
d
Back Side
Front Side
INX
1.4 MECHANICAL SPECIFICATIONS
Item Min. Typ. Max. Unit Note
Horizontal (H)
Module Size
Weight 11850
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical (V) 637.41 638.41 639.41 mm (1),(2)
Depth (D)
1114.04 1115.04 1116.04 mm (1),(2)
15.2 16.2 17.2 mm To Rear
26.6 27.6 28.6 mm
To converter
cover
Note (2) Module Depth does not include connectors.
Version 0.0 6 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 7
PRODUCT SPECIFICATION
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Value
Item Symbol
Min. Max.
Storage Temperature TST -20 +60 ºC (1)
Unit Note
Operating Ambient Temperature
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) Thermal management should be considered in final product design to prevent the surface temperature of display
area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal
management in final product design.
Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.
Note (4) 10 ~ 200 Hz, 30 min, 1 time each X, Y, Z.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the
module would not be twisted or bent by the fixture.
TOP 0 50 ºC (1), (2)
- 35 G (3), (5)
NOP
- 1.0 G (4), (5)
NOP
Relative Humidity (%RH)
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
80 60 -20 40 0 20 -40
Version 0.0 7 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 8
PRODUCT SPECIFICATION
2.2 PACKAGE STORAGE
When storing modules as spares for a long time, the following precaution is necessary.
(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended
to store the module with temperature from 0 to 35 at normal humidity without condensation.
(b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent
light.
2.3 ELECTRICAL ABSOLUTE RATINGS
2.3.1 TFT LCD MODULE
Value
Item Symbol
Min. Max.
Unit Note
Power Supply Voltage
Logic Input Voltage VIN -0.3 3.6 V
VCC -0.3 13.5 V
2.3.2 BACKLIGHT CONVERTER UNIT
Item Symbol
Light Bar Voltage VW Ta = 25 - - 60 V
Converter Input Voltage VBL - 0 - 30 V
Control Signal Level - - -0.3
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be
restricted to the conditions described under Normal Operating Conditions.
Note (2) No moisture condensation or freezing.
Note (3) The control signals include On/Off Control and External PWM Control.
Test
Condition
Min. Type Max. Unit
RMS
- 6 V
3D Mode
(1)
Note
Version 0.0 8 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 9
PRODUCT SPECIFICATION
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
(Ta = 25 ± 2 ºC)
Power Supply Voltage VCC 10.8 12 13.2 V (1)
Rush Current I
OFHD 120Hz Output
Power Consumption
OFHD 120Hz Output
Power Supply Current
QFHD 60Hz Output
Power Consumption
Parameter Symbol
RUSH
White Pattern P
Horizontal Stripe PT
Black Pattern PT
White Pattern
Horizontal Stripe
Black Pattern
White Pattern P
Horizontal Stripe PT
Black Pattern PT
T
T
Value
Min. Typ. Max.
(8.916) (10.452) W
24.48
8.352
0.743
2.04
0.696
8.64 10.296 W
23.472
8.352
Unit Note
(3.1) A (2)
29.64 W
9.984 W
0.871 A
2.47 A
0.832 A (3)
28.236 W
9.984 W
White Pattern
QFHD 60Hz Output
Power Supply Current
Differential Input High Threshold Voltage
Differential Input Low
LVDS
interface
CMOS
interface
Note (1) The module should be always operated within the above ranges. The ripple voltage should be controlled under
Note (2) Measurement condition :
Threshold Voltage
Common Input Voltage VCM 1.0 1.2 1.4 V
Differential input voltage (single-end)
Terminating Resistor RT
Input High Threshold Voltage VIH 2.7
Input Low Threshold Voltage VIL 0
10% of Vcc (Typ.)
Horizontal Stripe
Black Pattern
V
LVTH
V
LVTL
|VID|
+100
-300
200
0.72
1.956
0.696
100
0.858 A
2.353 A
0.832 A
+300 mV
-100 mV
600 mV
3.3 V
0.7 V
Vcc rising time is 470us
(4)
ohm
Vcc
0.9Vcc
Version 0.0 9 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
GND
0.1Vcc
470us
Page 10
PRODUCT SPECIFICATION
Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, fv = 60/120 Hz, whereas
a power dissipation check pattern below is displayed.
a. White Pattern
Active Area
c. Heavy Loading pattern
b. Black Pattern
Active Area
R G B R G B R G B
R G BR G B R G BR G B R G BR G B R G B R G B R G B
R G BR G B R G BR G B R G BR G B
R G B R G B R G B
R G B R G B R G BR G B R G B R G B R G B R G B R G B
R G B R G B R G BR G B R G B R G B
Note (4) The LVDS input characteristics is shown as below :
Version 0.0 10 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
R G B R G B R G B
R G BR G B R G BR G B R G BR G B R G B R G B R G B
R G BR G B R G BR G B R G BR G B
Page 11
PRODUCT SPECIFICATION
Version 0.0 11 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 12
3.2 BACKLIGHT UNIT
3.2.1 CONVERTER CHARACTERISTICS
Parameter Symbol
P
BL(2D)
Power Consumption
P
BL(3D)
PRODUCT SPECIFICATION
Value
Min. Typ. Max.
87.3 100.4
85 96
Unit
W
W
Note
(1), (2)
(1), (2)
Converter Input Voltage VBL 22.8 24.0 25.2 VDC
I
BL(2D)
3.64 4.2 A Non Dimming
Converter Input Current
I
BL(3D)
3.54 4 A
VBL=22.8V
I
R(2D)
9.5
Apeak
(3), (6)
Input Inrush Current
VBL=22.8V
I
R(3D)
14
Apeak
(3), (6)
Dimming Frequency
Dimming Duty Ratio
Life Time
Note (1) The power supply capacity should be higher than the total converter power consumption PBL. Since the pulse
width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM
duty on and off. The transient response of power supply should be considered for the changing loading
when converter dimming.
Note (2) The measurement condition of Max. value is based on 58" backlight unit under input voltage 24V, at 2D/3D
Mode and lighting 1 hour later.
FB 170 180 190 Hz
DDR 5 - 100 %
- 30,000 - - Hrs
(5)
(4), (5)
(7)
Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 20ms.
Note (4) EPWM signal have to input available duty range. Between 97% and 100% duty (DDR) have to be avoided.
(97% < DDR < 100%) But 100% duty (DDR) is possible. 5% duty (DDR) is only valid for electrical operation.
Note (5) FB and DDR are available only at 2D Mode.
Note (6) Below diagram is only for power supply design reference.
Version 0.0 12 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 13
PRODUCT SPECIFICATION
Note (7) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value,
Operating condition: Continuous operating at Ta = 25±2
Version 0.0 13 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 14
3.2.2 CONVERTER INTERFACE CHARACTERISTICS
External PWM Control
PRODUCT SPECIFICATION
Parameter Symbol
On/Off Control
ON
VBLON
Voltage
Voltage
External PWM Frequency
OFF
HI
LO
VEPWM
F
EPWM
Error Signal ERR
VBL Rising Time Tr1
Control Signal Rising Time Tr
Control Signal Falling Time Tf
PWM Signal Rising Time TPWMR
PWM Signal Falling Time TPWMF
Input Impedance Rin
PWM Delay Time TPWM
Condition
Test
Value
Unit
Min. Typ. Max.
2.0
0
2.0
0
5.0 V
0.8 V
5.25 V Duty on
0.8 V Duty off
150 160 170 Hz
20
1
100
100 ms
100 ms
50 us
50 us
MΩ
Note
(5), (6)
Normal mode (7)
Abnormal: Open
ms 10%-90%VBL
(6)
EPWM, BLON
ms (6)
Ton
300
ms
BLON Delay Time
T
on1
BLON Off Time Toff
Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the
external PWM signal during backlight turn on period.
Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a
possibility to be damaged with wrong power sequence and control signal timing.
Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:
Turn ON sequence: VBL → PWM signal → BLON
Turn OFF sequence: BLOFF → PWM signal → VBL
Note (4) When converter protective function is triggered, ERR will output open collector status. Please refers to Fig.2.
Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.3.
Note (6) EPWM is available only at 2D Mode.
Note (7) EPWM signal have to input available frequency range.
Note (8) [Recommend] EPWM duty ratio is set at 100%(Max. Brightness) in 3D Mode.
300
300
ms
ms
Version 0.0 14 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 15
PRODUCT SPECIFICATION
V
V
BL
V
BLON
EPWM
Tr1
BL
0.9V
0.1V
BL
2.0V
0.8V
2.0V
0.8V
Ton
PWM
T
Backlight on duration
Tr
Ext. Dimming Function
PWMR
T
T
Ton1
Tf
PWMF
Floating
0
0
0
Toff
V
W
External
PWM
Period
External
PWM Duty
100%
Fig. 1
Fig. 2 Fig. 3
Version 0.0 15 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 16
4. BLOCK DIAGRAM OF INTERFACE
E_PWM
ERR
CH3_0(+/
-)
CH4_0(+/
-)
SELLVDS
2D/3D
L/R LD_EN
VCC L/R_O
GND SDA SCL
L/R_O
XR Board
XL B
oard
4.1 TFT LCD MODULE
PRODUCT SPECIFICATION
TFT LCD PANEL
(3840x3x2160)
OUTPUT CONNECTOR
CON2: LM123S-010-H-TF1-3Y
INPUT CONNECTOR
CNF1: WF23-402-5133,FCN
or 187059-51221(P-TWO)
C Board
INPUT CONNECTOR
CNF2:187060-41221(P-TWO) or WF23-4 00-413C(FCN)
CH1_0(+/-) CH1_1(+/-) CH1_2(+/-) CH1_3(+/-) CH1_4(+/-) CH1_CLK(+/-)
CH2_0(+/-) CH2_1(+/-) CH2_2(+/-) CH2_3(+/-) CH2_4(+/-) CH2_CLK(+/-)
CH3_1(+/-) CH3_2(+/-) CH3_3(+/-) CH3_4(+/-) CH3_CLK(+/
-)
CH4_1(+/-) CH4_2(+/-) CH4_3(+/-) CH4_4(+/-) CH4_CLK(+/-)
CONVERTER
VBL
GND
BLON
Version 0.0 16 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
CONNECTOR
CN1:
CI0114M1HR0-LA
(CvilLux)
CN2: CI0112M1HR0-LA
(CvilLux)
LED
BACKLIGHT
UNIT
Page 17
PRODUCT SPECIFICATION
5 .INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
CNF1 Connector Pin Assignment (WF23-402-5133(FCN) or 187059-51221(P-TWO))
Matting connector : FI-RE51HL (JAE)
Pin Name Description
1 N.C. No Connection (1)
2 SCL I2C Clock (for mode selection & function setting)
3 SDA I2C Data (for mode selection & function setting)
4 N.C. No Connection
5 L/R_O Output signal for Left Right Glasses control
6 N.C. No Connection (1)
7 SELLVDS Input signal for LVDS Data Format Selection (3)(9)
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
11 GND Ground
12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0
13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0
Note
(1)
(2)
(1)
14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1
(4)
15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1
16 CH1[2]- First pixel Negative LVDS differential data input. Pair 2
17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2
18 GND Ground
19 CH1CLK- First pixel Negative LVDS differential clock input.
20 CH1CLK+ First pixel Positive LVDS differential clock input.
21 GND Ground
22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3
23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3
24 CH1[4]- First pixel Negative LVDS differential data input. Pair 4
25 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4
26 2D/3D Input signal for 2D/3D Mode Selection (5)(10)
27 L/R Input signal for Left Right eye frame synchronous (6)
(4)
(4)
28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0
Version 0.0 17 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
(4)
Page 18
PRODUCT SPECIFICATION
29 CH2[0]+ Second pixel Positive LVDS differential data input. Pair 0
30 CH2[1]- Second pixel Negative LVDS differential data input. Pair 1
31 CH2[1]+ Second pixel Positive LVDS differential data input. Pair 1
32 CH2[2]- Second pixel Negative LVDS differential data input. Pair 2
33 CH2[2]+ Second pixel Positive LVDS differential data input. Pair 2
34 GND Ground
35 CH2CLK- Second pixel Negative LVDS differential clock input.
36 CH2CLK+ Second pixel Positive LVDS differential clock input.
37 GND Ground
38 CH2[3]- Second pixel Negative LVDS differential data input. Pair 3
39 CH2[3]+ Second pixel Positive LVDS differential data input. Pair 3
40 CH2[4]- Second pixel Negative LVDS differential data input. Pair 4
41 CH2[4]+ Second pixel Positive LVDS differential data input. Pair 4
42 LD_EN Input signal for Local Dimming Enable (7)(9)
43 N.C. No Connection (8)
44 GND Ground
45 GND Ground
46 GND Ground
47 N.C. No Connection
(4)
(4)
(1)
48 VCC +12V power supply
49 VCC +12V power supply
50 VCC +12V power supply
51 VCC +12V power supply
CNF2 Connector pin assignment (187060-41221 (P-TWO) or WF23-400-413C (FCN))
Matting connector : FI-RE41HL (JAE)
Pin Name Description Note
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 N.C. No Connection
5 N.C. No Connection
(1)
Version 0.0 18 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 19
PRODUCT SPECIFICATION
6 N.C. No Connection
7 N.C. No Connection
8 N.C. No Connection
9 GND Ground
10 CH3[0]- Third pixel Negative LVDS differential data input. Pair 0
11 CH3[0]+ Third pixel Positive LVDS differential data input. Pair 0
12 CH3[1]- Third pixel Negative LVDS differential data input. Pair 1
(4)
13 CH3[1]+ Third pixel Positive LVDS differential data input. Pair 1
14 CH3[2]- Third pixel Negative LVDS differential data input. Pair 2
15 CH3[2]+ Third pixel Positive LVDS differential data input. Pair 2
16 GND Ground
17 CH3CLK- Third pixel Negative LVDS differential clock input.
(4)
18 CH3CLK+ Third pixel Positive LVDS differential clock input.
19 GND Ground
20 CH3[3]- Third pixel Negative LVDS differential data input. Pair 3
21 CH3[3]+ Third pixel Positive LVDS differential data input. Pair 3
(4)
22 CH3[4]- Third pixel Negative LVDS differential data input. Pair 4
23 CH3[4]+ Third pixel Positive LVDS differential data input. Pair 4
24 GND Ground
25 GND Ground
26 CH4[0]- Fourth pixel Negative LVDS differential data input. Pair 0
27 CH4[0]+ Fourth pixel Positive LVDS differential data input. Pair 0
28 CH4[1]- Fourth pixel Negative LVDS differential data input. Pair 1
(4)
29 CH4[1]+ Fourth pixel Positive LVDS differential data input. Pair 1
30 CH4[2]- Fourth pixel Negative LVDS differential data input. Pair 2
31 CH4[2]+ Fourth pixel Positive LVDS differential data input. Pair 2
32 GND Ground
33 CH4CLK- Fourth pixel Negative LVDS differential clock input.
(4)
34 CH4CLK+ Fourth pixel Positive LVDS differential clock input.
35 GND Ground
36 CH4[3]- Fourth pixel Negative LVDS differential data input. Pair 3
37 CH4[3]+ Fourth pixel Positive LVDS differential data input. Pair 3
Version 0.0 19 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
(4)
Page 20
PRODUCT SPECIFICATION
SELLVDS
Note
L Right glass turn on
H Left glass turn on
SELLVDS
Note
L JEIDA Format
H or Open
VESA Format
38 CH4[4]- Fourth pixel Negative LVDS differential data input. Pair 4
39 CH4[4]+ Fourth pixel Positive LVDS differential data input. Pair 4
40 GND Ground
41 GND Ground
CON2 Connector Pin Assignment (LM123S010HTF13Y)
1 N.C. No Connection
2 N.C. No Connection
3 N.C. No Connection
4 GND Ground
5 N.C. No Connection
6 L/R_O Output signal for Left Right Glasses control
7 N.C. No Connection
8 N.C. No Connection
9 N.C. No Connection
10 N.C. No Connection
Note (1) Reserved for internal use. Please leave it open.
Note (2) The definition of L/R_O signal as follows
L= 0V, H=+3.3V
Note (3) LVDS format selection.
(1)
(1)
(2)
(1)
L= Connect to GND, H=Connect to +3.3V or Open
Note (4) LVDS 4-port Data Mapping
FHD 100/120Hz Input
Port Channel of LVDS Data Stream
1st Port First Pixel 1, 5, 9, ……1913, 1917
2nd Port Second Pixel 2, 6, 10, ….1914, 1918
3rd Port Third Pixel 3, 7, 11, ….1915, 1919
4th Port Fourth Pixel 4, 8, 12, ….1916, 1920
Version 0.0 20 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 21
QFHD 24/30Hz Input
2D/3D
Note
L or Open
2D Mode
H 3D Mode
L Local Dimming Disable
H or Open
Local Dimming Enable
L/R Note
L Right synchronous signal
H Left synchronous signa
l
Port Channel of LVDS Data Stream
1st Port First Pixel 1, 5, 9, ……3833, 3837
2nd Port Second Pixel 2, 6, 10, ….3834, 3838
3rd Port Third Pixel 3, 7, 11, ….3835, 3839
4th Port Fourth Pixel 4, 8, 12, ….3836, 3840
Note (5) 2D/3D mode selection.
L= Connect to GND or Open, H=Connect to +3.3V
Note (6) Input signal for left and right eye frame synchronous
VIL=0~0.7 V, VIH=2.7~3.3 V
PRODUCT SPECIFICATION
Note (7) Local dimming enable selection.
L= Connect to GNDH=Connect to +3.3V or Open
LD_EN Note
Note (8) Reserved for internal use. Open is preferred. However, it is also acceptable to reserve the wire connecting with
specific High/Low voltage level.
Note (9) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level
requirement which including panel board loading as below.
Version 0.0 21 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 22
System Board
PRODUCT SPECIFICATION
3.3V
10K ohm
1K ohm
IC
Interface Voltage Level
VH > V
VL < V
IH
IL
Panel Board
Note (10) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level
requirement which including panel board loading as below.
Panel Board System Board
1K ohm
IC
Interface Voltage Level
VH > V
VL < V
IH
IL
10K ohm
Version 0.0 22 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 23
PRODUCT SPECIFICATION
Note (11) LVDS connector pin order defined as follows
Note (12) LVDS connector mating dimension range request is 0.93mm~1.0mm as below
5.2 BACKLIGHT UNIT
The pin configuration for the housing and leader wire is shown in the table below.
CN3
Connector Type :
Pin No.
1 VLED+ 2 VLED+ 3 VLED+ 4 NC NC 5 N­6 N­7 N­8 N­9 N-
10 N-
11 N-
Symbol Description
196388-12041-3(P-TWO) or FF01-431-123A(FCN)
Positive of LED string
Negative of LED string
12 N-
Version 0.0 23 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 24
PRODUCT SPECIFICATION
CN6
Connector Type :
Pin No.
12 VLED+
11 VLED+
10 VLED+
9 NC NC 8 N­7 N­6 N­5 N­4 N­3 N­2 N­1 N-
Symbol Description
196388-12041-3(P-TWO) or FF01-431-123A(FCN)
Positive of LED string
Negative of LED string
5.3 CONVERTER UNIT
CN1 (Header) : CI0114M1HR0-LA (CvilLux)
Pin No.
1
2
3
4
5
6
7
8
9
10
11 ERR Normal (GND) ; Abnormal (Open collector)
12 BLON BL ON/OFF
Symbol Feature
VBL +24V
GND GND
13 NC NC
14 E_PWM External PWM Control
Note (1) If Pin14 is open, E_PWM is 100% duty.
Note (2) Input connector pin order defined as follows
Version 0.0 24 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 25
PRODUCT SPECIFICATION
5.4 LVDS INTERFACE
JEIDA Format : SELLVDS = L
VESA Format : SELLVDS = H or Open
Version 0.0 25 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 26
VESA Format
PRODUCT SPECIFICATION
Current Cycle
AR 0P
AR 0N
AR 1P
AR 1N
AR 2P
AR 2N
AR 3P
AR 3N
AR 4P AR 4N
JEIDA Format
AR 0P
AR 0N
AR 1P
AR 1N
AR0
AG1
AB2
AR6
AR4
AG5
AG0 AR5
AB1
DE VS HS AB5 AB4 AB3 AB2
REV AB7 AB6 AG7 AG6 AR7 AR6
REV AB9 AB8 AG9 AG8 AR9 AR8AR8 REV
AG4 AR7
AB5
AB0 AG5 AG4 AG3 AG2 AG1
AB4 AG7 AG6 AG5AG9 AG8
AR4 AR3 AR2 AR1 AR0
AR6 AR5 AR4AR9 AR8
AG0
AB1
DE
REV
AG4
AB5
AR 2P
AR 2N
AR 3P
AR 3N
AR 4P AR 4N
AR0~AR9 First Pixel R Data
AG0~AG9 First Pixel G Data
AB0~AB9 First Pixel B Data
AB6
AR2
DE VS HS AB7 AB6AB9 AB8
REV AB3 AB2 AG3 AG2 AR3 AR2
REV AB1 AB0 AG1 AG0 AR1 AR0AR0 REV
DE Data enable signal
(9; MSB, 0; LSB)
VS/HS Vertical-sync/
(9; MSB, 0; LSB)
REV Reserved
(9; MSB, 0; LSB)
Horizontal-sync
DE
REV
Version 0.0 26 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 27
PRODUCT SPECIFICATION
5.5 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the
color. The higher the binary input the brighter the color. The table below provides the assignment of color versus
data input.
Data Signal
Color
R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 G9 G8 G7 G6 G5 G4 G3 G2 G1 G0 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
Basic Colors
Gray Scale Of Red
Gray Scale Of Green
Gray Scale Of Blue
Black Red Green Blue Cyan Magenta Yellow White Red (0) / Dark Red (1) Red (2)
:
: Red (1021) Red (1022) Red (1023) Green (0) / Dark Green (1) Green (2)
:
: Green (1021) Green (1022) Green (1023) Blue (0) / Dark Blue (1) Blue (2)
:
: Blue (1021) Blue (1022) Blue (1023)
0
0
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
0
0
0
0
0
0
Note (1) 0: Low Level Voltage1: High Level Voltage
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1 1 1 0 0 0
:
: 1 1 1 0 0 0
:
: 0 0 0 0 0 0
:
: 0 0 0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
:
:
:
:
:
:
1
1
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
1
1
1
1
1
1
0
0
0
1
0
0
0
0
0
:
:
:
:
:
:
1
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
1
1
0
1
1
0
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
1
0
0
0
1
1
1
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
1
1
1
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
1
1
1
1
0
0
1
1
1
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
;
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
:
:
:
:
:
:
0
1
0
1
0
0
1
1
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
1
0
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
:
:
:
:
:
:
1
0
1
1
1
0
1
1
1
Version 0.0 27 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 28
PRODUCT SPECIFICATION
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram. (Ta = 25 ± 2 ºC)
Signal Item Symbol
Min. Typ. Max. Unit Note
Input cycle to
T
- - 200 ps (1)
rcl
cycle jitter
LVDS
Receiver
Spread spectrum
modulation range
clkin_mo
F
F
-1.5%
d
clkin
- F
+1.5% MHz
clkin
Clock
Spread spectrum
F
- - 66 KHz
SSM
modulation frequency
LVDS
Receiver
Receiver skew margin T
RSKM
-400 - 400 ps (3)
Data
6.1.1 Input Timing Spec for FHD, Frame Rate = 50Hz
Signal Item Symbol
LVDS Clock Frequency
F
clkin
(=1/TC)
Min. Typ. Max. Unit Note
60 74.25 79 MHz (4)
Frame Rate 2D Mode Fr 47 50 53 Hz (5)
(2)
Total Tv 1104 1350 1395 Th Tv=Tvd+Tvb
Vertical
Active
Display
Display Tvd 1080 Th Blank Tvb 24 270 315 Th Front porch Tvfp 10
Th
Term
Back porch Tvbp Vsync Tvswid
10
4
- -
Th Th
(6)
2D Mode
Total Th 1060 1100 1340 Tc Th=Thd+Thb
Horizontal
Active
Display
Term
Display Thd 960 Tc Blank Thb 100 140 380 Tc Front porch Thfp 5 Back porch Thbp Hsync Thswid
5 2
- - - -
Tc Tc Tc
(6)
Version 0.0 28 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 29
6.1.2 Input Timing Spec for FHD, Frame Rate = 60Hz
PRODUCT SPECIFICATION
Signal Item Symbol
F
LVDS Clock Frequency
Frame Rate 2D Mode Fr 57 60 63 Hz (5)
Total Tv 1104 1125 1395 Th Tv=Tvd+Tvb
Vertical
Active
Display
Term
2D Mode
Horizontal
Active
Display Tvd 1080 Th Blank Tvb 24 45 315 Th Front porch Tvfp 10 Back porch Tvbp Vsync Tvswid Total Th 1060 1100 1340 Tc Th=Thd+Thb Display Thd 960 Tc Blank Thb 100 140 380 Tc
clkin
(=1/TC)
Min. Typ. Max. Unit Note
60 74.25 79 MHz (4)
10
4
- - - -
Th Th Th
(6)
Display
Term
6.1.3 Input Timing Spec for FHD, Frame Rate = 100Hz
Signal Item Symbol Min. Typ. Max. Unit Note
LVDS Clock
Frame Rate 2D Mode Fr 97 100 103 Hz (5)
2D Mode
Vertical
Active
Display
Term
Front porch Thfp 5 Back porch Thbp Hsync Thswid
F
Frequency
Total Tv 1104 1350 1395 Th Tv=Tvd+Tvb
Display Tvd 1080 Th
Blank Tvb 24 270 315 Th
Front porch Tvfp
Back porch Tvbp
clkin
(=1/TC)
5 2
60 74.25 79 MHz (4)
10
10
- - - -
Tc Tc Tc
Th
Th
(6)
(6)
Vsync Tvswid
Horizontal
Active
Version 0.0 29 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Total Th 530 550 670 Tc Th=Thd+Thb
Display Thd 480 Tc
4
Th
Page 30
Display
Term
PRODUCT SPECIFICATION
Blank Thb 50 70 190 Tc
Front porch Thfp
5
Tc
Back porch Thbp
Hsync Thswid
6.1.4 Input Timing Spec for FHD, Frame Rate = 120Hz
Signal Item Symbol Min. Typ. Max. Unit Note
2D Mode 60 74.25 79 MHz
LVDS Clock
3D Mode
2D Mode 117 120 123 Hz
Frame Rate
3D Mode
Total Tv 1104 1125 1395 Th Tv=Tvd+Tvb
Display Tvd 1080 Th
Blank Tvb 24 45 315 Th
2D Mode
Front porch Tvfp
F
clkin
(=1/TC)
Fr
5
2
10
74.25 MHz
120 Hz
Tc
Tc
Th
(6)
(4)
(5)
Vertical
Active
Display
Term
Horizontal
Active
Display
Term
3D Mode
2D Mode
Back porch Tvbp
Vsync Tvswid
Total Tv 1125 Th
Display Tvd 1080 Th
Blank Tvb 45 Th
Front porch Tvfp
Back porch Tvbp
Vsync Tvswid
Total Th 530 550 670 Tc Th=Thd+Thb
Display Thd 480 Tc
Blank Thb 50 70 190 Tc
Front porch Thfp
Back porch Thbp
10
4
10
10
4
5
5
Th
Th
Tc
Tc
(6)
(6)
(6)
Hsync Thswid
3D Mode
Version 0.0 30 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Total Th 530 550 670 Tc Th=Thd+Thb
2
Tc
Page 31
PRODUCT SPECIFICATION
Display Thd 480 Tc
Blank Thb 50 70 190 Tc
Front porch Thfp
Back porch Thbp
Hsync Thswid
6.1.5 Input Timing spec for QFHD, Frame Rate = 24Hz
Signal Item Symbol Min. Typ. Max. Unit Note
F
LVDS Clock
Frame Rate 2D Mode Fr 23 24 25 Hz (5)
Vertical
Active
Display
Term
Frequency
Total Tv 2208 2250 2450 Th Tv=Tvd+Tvb
Display Tvd 2160 Th
Blank Tvb 48 90 290 Th
Front porch Tvfp
Back porch Tvbp
clkin
(=1/TC)
5
5
2
60 74.25 79 MHz (4)
20
20
Tc
Tc
Tc
Th
Th
(6)
(6)
2D Mode
Horizontal
Active
Display
Term
6.1.6 Input Timing spec for QFHD, Frame Rate = 30Hz
Signal Item Symbol Min. Typ. Max. Unit Note
LVDS Clock
Frame Rate 2D Mode Fr 29 30 31 Hz (5)
Vertical
Active
Display
2D Mode
Vsync Tvswid
Total Th 992 1375 1440 Tc Th=Thd+Thb
Display Thd 960 Tc
Blank Thb 32 415 480 Tc
Front porch Thfp
Back porch Thbp
Hsync Thswid
F
Frequency
Total Tv 2208 2250 2450 Th Tv=Tvd+Tvb
Display Tvd 2160 Th
clkin
(=1/TC)
8
12
10
4
60 74.25 79 MHz (4)
Th
Tc
Tc
Tc
(6)
Term
Version 0.0 31 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Blank Tvb 48 90 290 Th
Page 32
PRODUCT SPECIFICATION
Front porch Tvfp
Back porch Tvbp
Vsync Tvswid
Total Th 992 1100 1340 Tc Th=Thd+Thb
Horizontal
Active
Display
Term
Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl =T1 – T
Display Thd 960 Tc
Blank Thb 32 140 380 Tc
Front porch Thfp
Back porch Thbp
Hsync Thswid
20
20
8
12
10
4
Th
Th
Th
Tc
Tc
Tc
(6)
(6)
Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.
Note (3) The LVDS timing diagram and the receiver skew margin is defined and shown in following figure.
Version 0.0 32 Date : Mar.25 2013
RXCLK+/-
RXn+/-
The copyright belongs to InnoLux. Any unauthorized use is prohibited
T
RSKM
Tc
Page 33
PRODUCT SPECIFICATION
Note (4) Please make sure the range of pixel clock has follow the below equations.
Fclkin (max) (Fr Tv Th) Fclkin(min)
Note (5)
a. The frame-to-frame jitter of the input frame rate is defined as the following figure. b. FRn = FRn-1 ± 1.8%.
Note (6)
c. Hsync and Vsync signals are necessary for this module. d. The polarity of Hsync & Vsync should be positive. e. Please follow the input signal timing diagram as below :
Version 0.0 33 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 34
PRODUCT SPECIFICATION
T
10≦10ms
500ms
≦T4
0≦T8≦T3
6.2 POWER ON/OFF SEQUENCE
To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram
below.
0.9Vcc
0.9Vcc
0V
0.5≦T110ms
0T2200ms
0T3
0.1VCC
T3 T1
T2
LVDS Signals
0T7T2
0V
Power On
Option Signals (SELLVDS,2D/3D, LD_EN)
500msT9
Host I2C Command
Backlight (Recommended)
500msT5 100msT6
T7
T5
T
9
50%
50%
T6
0.1Vcc
T4
Power Off
T8
Vcc Dip
Vcc
Vcc(typ.) x 0.85
0V
T10
Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
Version 0.0 34 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 35
PRODUCT SPECIFICATION
Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or
the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe
cause electrical overstress failure.
Note (4) T4 should be measured after the module has been fully discharged between power off and on period. Note (5) Interface signal shall not be kept at high impedance when the power is on. Note (6) Vcc must decay smoothly when power-off.
Version 0.0 35 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 36
PRODUCT SPECIFICATION
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit Ambient Temperature Ta Ambient Humidity Ha Supply Voltage VCC Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" Vertical Frame Rate Fr 120 Hz
The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change
during measuring in a windless room.
Local Dimming Function should be Disable before testing to get the steady optical characteristics (According to
5.1 CNF1 Connector Pin Assignment, Pin no. “42”)
25±2
50±10
12±1.2
%RH
o
C
V
LCD Module
LCD Panel
Field of View = 1º
500 mm
CS - 2000
Light Shield Room
(Ambient Luminance < 2 lux)
Version 0.0 36 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 37
PRODUCT SPECIFICATION
7.2 OPTICAL SPECIFICATIONS
The relative measurement methods of optical characteristics are shown in 7.2. The following items should be
measured under the test conditions described in 7.1 and stable environment shown in 7.1.
Item Symbol Condition Min. Typ. Max. Unit
Contrast Ratio CR
Response Time Gray to gray
2D
3D
2D
3D-W
3D-D
θx=0°, θY =0°
Viewing angle at
normal direction
Center Luminance of
White
White Variation
Cross Talk CT
Red
Green
Color
Chromaticity
Blue
White
L
C
δW
Rx
Ry
Gx
Gy
Bx
By
Wx
Wy
3500 5000
320 400
Typ.-
0.03
Note
- - Note (2)
6.5 13
- cd/m
60 - cd/m
1.3 - Note (6)
- 4 % Note (5)
4 - % Note (8)
11 - % Note (8)
(0.640)
(0.332)
(0.309)
(0.620)
Typ.+
(0.153)
0.03
(0.052)
0.280
0.290
ms Note (3)
2
Note (4)
2
Note (8)
-
-
-
-
-
-
-
-
Correlated color temperature
Color
Gamut
Horizontal
Viewing
Angle
Vertical
Transmission direction of
the up polarizer
C.G.
θx+
θx-
θY+
θY-
Φup
-
80 88
80 88
CR20
80 88
80 88
- - 90
9800
72
K
- % NTSC
-
­Deg.
-
-
Deg.
-
(1)
(7)
Version 0.0 37 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 38
Note (1) Definition of Viewing Angle (θx, θy) :
Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R).
PRODUCT SPECIFICATION
θ
X-
= 90º
x-
6 o’clock
θ
y-
= 90º
y-
Note (2) Definition of Contrast Ratio (CR) :
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) =
Normal
θx = θy = 0º
θy- θ
y+
θx
θx+
12 o’clock direction
y+
θ
y+
= 90º
x+
θ
X+
= 90º
L1023 of Luminance Surface
L0 of Luminance Surface
L1023: Luminance of gray level 1023
L 0: Luminance of gray level 0
CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).
Note (3) Definition of Gray-to-Gray Switching Time :
The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.
Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each
other.
Note (4) Definition of Luminance of White (L
) :
C
Version 0.0 38 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 39
Measure the luminance of gray level 1023 at center point.
Active Area
(D, W)
Active Area
(0, 0)
(D, W)
LC = L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (6).
Note (5) Definition of Cross Talk (CT) :
CT = | YB – YA | / YA × 100 (%)
Where :
YA = Luminance of measured location without gray level 1023 pattern (cd/m2)
YB = Luminance of measured location with gray level 1023 pattern (cd/m2)
(0, 0)
Y
(D/2,W/8)
A,U
PRODUCT SPECIFICATION
Y
(D/2,W/8)
B, U
(D/4,W/4)
Gray 512
Y
(D/8,W/2)
A,L
Y
Y
(D/2,7W/8)
A, D
Note (6) Definition of White Variation (δW):
Measure the luminance of gray level 1023 at 5 points
δW =
W
4
W
2
3W
4
(7D/8,W/2)
A, R
(5)] L (4), L (3), L (2), L (1), [L Maximum
(5)] L (4), L (3), L (2), L (1), [L Minimum
Horizontal Line
D
D
4
D
2
1 2
5
3 4
Y
(D/8,W/2)
B, L
3D
4
Gray 1023
Y
(D/2,7W/8)
B, D
Y
(7D/8,W/2)
A, R
(3D/4,3W/4)
Test point :
X = 1 ~ 5
X
Version 0.0 39 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 40
PRODUCT SPECIFICATION
6 o’clock
Note (7) This is a reference for designing the shutter glasses of 3D application. Definition of the transmission direction of the up
polarizer (Φ
The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to
get a maximum 3D mode luminance.
) on LCD Module :
up-P
y-
x-
Up Polarizer
12 o’clock direction
y+
Φ
up-P
x
+
Φ=0o
Version 0.0 40 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 41
PRODUCT SPECIFICATION
Note (8) Definition of the 3D mode performance (measured under 3D mode, use INX’s shutter glass) :
a. Test pattern
Left eye image and right eye image are displayed alternated
WW
Left eye image: W1023; Right eye image: W1023
WB
Left eye image: W1023; Right eye image: W0
BW
Left eye image: W0; Right eye image: W1023
BB
Left eye image: W0; Right eye image: W0
b. Measurement setup
LCD Module
LCD Panel
Right Eye Shutter Glass
CS - 2000
Field of View = 1º
500 mm
Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel
through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.
The luminance of the test pattern “WW”, denoted L(WW); the luminance of the test pattern ”WB”, denoted L(WB) ;
the luminance of the test pattern “BW”, denoted L(BW); the luminance of the test pattern “BB”, denoted “L(BB)
c. Definition of the Center Luminance of White, Lc (3D) : L(WW)
Light Shield Room
(Ambient Luminance < 2 lux)
d. Definition of the 3D mode white crosstalk, CT (3D-W) :
e. Definition of the 3D mode dark crosstalk, CT (3D-D) :
Version 0.0 41 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
)3(
WDCT
)3(
DDCT
BWLWWL
BBLWWL
)()(
BBLWWL
)()(
)()(
)()(
BBLWBL
Page 42
PRODUCT SPECIFICATION
Technology
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
(1) Do not apply rough force such as bending or twisting to the module during assembly.
(2) It is recommended to assemble or to install a module into the user’s system in clean working areas. The
dust and oil may cause electrical short or worsen the polarizer.
(3) Do not apply pressure to the module (including Active Area) to prevent the damage of LCD panel and
backlight.
(4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the
damage and latch-up of the CMOS LSI chips.
(5) Do not plug in or pull out the I/F connector while the module is in operation.
(6) Do not disassemble the module.
(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and
easily scratched.
(8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
(9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD
modules in the specified storage conditions.
(10) When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the
response time will become slow, and the starting voltage of LED will be higher than that of room
temperature.
8.2 SAFETY PRECAUTIONS
(1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling
with the inverter. Do not disassemble the module or insert anything into the backlight unit.
(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
(3) After the module’s end of life, it is not harmful in case of normal operation and storage.
8.3 SAFETY STANDARDS
The LCD module should be certified with safety regulations as follows:
Regulatory Item
UL UL60950-1:2006 or Ed.2:2007
Information
cUL CAN/CSA C22.2 No.60950-1-03 or 60950-1-07
equipment
CB IEC60950-1:2005 / EN60950-1:2006+ A11:2009
Standard
If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.
Version 0.0 42 Date : Mar.25 2013
Audio/Video Apparatus
The copyright belongs to InnoLux. Any unauthorized use is prohibited
UL UL60065 Ed.7:2007
cUL CAN/CSA C22.2 No.60065-03:2006 + A1:2006
IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006+ A11:2008
CB
Page 43
PRODUCT SPECIFICATION
X X X X X X X Y M D L N N N N
9. DEFINITION OF LABELS
9.1 MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
Model Name : V500DK2-LS1
Revision : Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.
Serial ID : X X X X X X X Y M D L N N N N
Serial ID includes the information as below :
V500DK2-LS1 Rev. XX
Serial No.
Product Line
Year, Month, Date
INX Internal Use
INX Internal Use
Revision
INX Internal Use
MADE IN CHINA
LEOO(CAPG/CANO/VIRO)
RoHS
Manufactured Date :
Year : 2001=1, 2002=2, 2003=3, 2004=4…2010=0, 2011=1, 2012=2…
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.
Revision Code : Cover all the change
Serial No. : Manufacturing sequence of product
Product Line : 1→Line1, 2→Line 2, …etc.
Version 0.0 43 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 44
PRODUCT SPECIFICATION
9.2 CARTON LABEL
The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.
Model Name: V500DK2– LS1
Carton ID: X X X X X X X Y M D X X X X
P.O. NO.
Parts ID.
Model Name V500DK2-LS1
Carton ID. Quantities XXXXXXXXXXXXXX
Made In Taiwan (Made In China)
INX Internal Use
Year, Month, Date
Serial ID includes the information as below :
Manufactured Date:
Year: 2010=0, 2011=1, 2012=2…etc.
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.
Revision Code: Cover all the change
INX Internal Use
Revision
INX Internal Use
Version 0.0 44 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 45
10. PACKAGING
10.1 PACKAGING SPECIFICATIONS
(1) 22 LCD TV modules / 1 Box (2) Box dimensions : 1288(L) X 1138 (W) X 775 (H) (3) Weight: approximately 297 Kg
10.2 PACKAGING METHOD
Packaging method is shown in following figures.
Note:T-CON Downward
Note:T-CON Downward
PRODUCT SPECIFICATION
Cushion Top
Version 0.0 45 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 46
PRODUCT SPECIFICATION
10.3 UN-PACKAGING METHOD
Un-packaging method is shown in following figures.
Version 0.0 46 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 47
11. MECHANICAL CHARACTERISTIC
PRODUCT SPECIFICATION
Version 0.0 47 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 48
PRODUCT SPECIFICATION
Version 0.0 48 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Page 49
PRODUCT SPECIFICATION
Version 0.0 49 Date : Mar.25 2013
The copyright belongs to InnoLux. Any unauthorized use is prohibited
Loading...