Appendix. SYSTEM COVER DESIGN NOTICE.......................................................................... 30
Version 0.0 28 August 2012 2 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
REVISION HISTORY
Version Date Page Description
0.0 Aug 16, 2012 All Tentative Spec Ver.0.0 was first issued.
www.panelook.com
PRODUCT SPECIFICATION
Version 0.0 28 August 2012 3 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N140BGE-EB3 is a 14.0” (14.0” diagonal) TFT Liquid Crystal Display module with LED Backlight unit
and 30 pins eDP interface. This module supports 1366 x 768 HD mode and can display 262,144 colors.
The optimum viewing angle is at 6 o’clock direction.
1.2 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Screen Size 14.0” diagonal
Driver Element a-si TFT active matrix - Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch 0.2265 (H) x 0.2265 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (3H), Glare - Luminance, White 200 Cd/m2
Power Consumption Total (3.1) W (Max.)@cell (0.75) W (Max.), BL (2.33)W(Max.) (1)
Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS =
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
Vertical (V) 204.6 205.1 205.6 mm
Thickness (T) - - 3.0 mm
Horizontal 309.1 309.4 309.7 mm
Vertical 173.65 173.95 174.25 mm
Weight - 260 270 g
2.1 CONNECTOR TYPE
Pin1Pin30
(1)
Please refer Appendix Outline Drawing for detail design.
Connector Part No.: IPEX-20455-030E-12 or equivalent
User’s connector Part No: IPEX-20453-030T-01 or equivalent
Version 0.0 28 August 2012 4 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3. ABSOLUTE MAXIMUM RATINGS
3.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Note (1) (a) 90 %RH Max. (Ta <= 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel surface should be 0 ºC min. and 60 ºC max.
Relative Humidity (%RH)
www.panelook.com
PRODUCT SPECIFICATION
Value
Min. Max.
Unit Note
100
90
80
60
Operating Range
40
20
10
Storage Range
Temperature (ºC)
3.2 ELECTRICAL ABSOLUTE RATINGS
3.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCCS -0.3 +4.0 V
Logic Input Voltage VIN -0.3 +4.0 V
Converter Input Voltage
Converter Control Signal Voltage
Converter Control Signal Voltage
LED_VCCS
LED_PWM,
LED_EN
Value
Min. Max.
-0.3 24 V (1)
-0.3 5 V 1)
-0.3 5 V (1)
Unit Note
8060-20 40 0 20 -40
(1)
Note (1) Stresses beyond those listed in above “ELECTRICAL ABSOLUTE RATINGS” may cause
permanent damage to the device. Normal operation should be restricted to the conditions
described in “ELECTRICAL CHARACTERISTICS”.
Version 0.0 28 August 2012 5 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4. ELECTRICAL SPECIFICATIONS
4.1 FUNCTION BLOCK DIAGRAM
www.panelook.com
PRODUCT SPECIFICATION
SCAN DRIVER IC
BACKLIGHT UNIT
Display port
Signals
VCCS
GND
Converter
Input Signals
DP INPUT /
TIMING CONTROLLER
INPUT CONNECTOR
EDID
EEPROM
DC/DC CONVERTER &
REFERENCE VOLTAGE
GENERATOR
LED
CONVERTER
4.2. INTERFACE CONNECTIONS
PIN ASSIGNMENT
Pin Symbol Description Remark
1 NC No Connection (Reserved for CMI test)
2 NC No Connection (Reserved)
3 NC No Connection (Reserved)
4 NC No Connection (Reserved)
5 H_GND High Speed Ground
6 ML0- Complement Signal-Lane 0
7 ML0+ True Signal-Main Lane 0
8 H_GND High Speed Ground
9 AUX+ True Signal-Auxiliary Channel
10 AUX- Complement Signal-Auxiliary Channel
11 H_GND High Speed Ground
12 VCCS Power Supply +3.3 V (typical)
13 VCCS Power Supply +3.3 V (typical)
14 NC No Connection (Reserved for CMI test)
15 GND Ground
16 GND Ground
17 HPD Hot Plug Detect
18 BL_GND BL Ground
19 BL_GND BL Ground
20 BL_GND BL Ground
21 BL_GND BL Ground
22 LED_EN BL_Enable Signal of LED Converter
23 LED_PWM
24 NC No Connection (Reserved for CMI test)
25 NC No Connection (Reserved for CMI test)
PWM Dimming Control Signal of LED
Converter
TFT LCD PANEL
DATA DRIVER
Version 0.0 28 August 2012 6 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
26 LED_VCCS BL Power
27 LED_VCCS BL Power
28 LED_VCCS BL Power
29 LED_VCCS BL Power
30 NC No Connection (Reserved for CMI test)
Note (1) The first pixel is odd as shown in the following figure.
www.panelook.com
PRODUCT SPECIFICATION
1,1
(odd)
2,1
3,1
1,2
(even)
2,2
1,3
(odd)
1,4
(even)
1,Xmax
Pitch
Pitch
Ymax,1
Version 0.0 28 August 2012 7 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Ymax,
Xmax
www.panelook.com
Global LCD Panel Exchange Center
4.3 ELECTRICAL CHARACTERISTICS
4.3.1 LCD ELETRONICS SPECIFICATION
Parameter Symbol
Power Supply Voltage VCCS 3.0 3.3 3.6 V (1)-
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Typ. Max.
HPD
High Level 2.25 - 2.75 V
Low Level 0 - 0.4 V
Ripple Voltage VRP - 50 - mV (1)-
Inrush Current I
- - 1.5 A (1),(2)
RUSH
Mosaic (260) (288) mA (3)a
Power Supply Current
Black
lcc
(260) (288) mA (3)b
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Note (2) I
: the maximum current when VCCS is rising
RUSH
I
: the maximum current of the first 100ms after power-on
IS
Measurement Conditions: Shown as the following figure. Test pattern: black.
(High to Low)
(Control Signal)
SW
+12V
+3.3V
R1
47K
R2
1K
Q1 2SK1475
Q2
2SK1470
FUSE
C3
1uF
VCCS
(LCD Module Input)
47K
VR1
C1
1uF
C2
0.01uF
VCCS rising time is 0.5ms
Version 0.0 28 August 2012 8 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 ºC, DC
www.panelook.com
PRODUCT SPECIFICATION
Current and f
a. Mosaic Pattern
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
Active Area
b. Black Pattern
Active Area
Version 0.0 28 August 2012 9 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.3.2 LED CONVERTER SPECIFICATION
Parameter Symbol
www.panelook.com
PRODUCT SPECIFICATION
Value
Unit Note
Min. Typ. Max.
Converter Input power supply voltage
Converter Inrush Current
LED_Vccs
ILED
RUSH
(6.0) (12.0) (21.0) V
- - (1.5) A (1)
Backlight On 2.3 - 5 V
EN Control Level
Backlight Off 0 - 0.5 V
PWM High Level 2.3 - 5 V
PWM Control Level
PWM Low Level 0 - 0.5 V
10 - 100 %
PWM Control Duty Ratio
5 - 100 % (2)
PWM Control Permissive Ripple
Voltage
PWM Control Frequency f
VPWM_pp
190 - 2K Hz (3)
PWM
- - 100 mV
LED Power Current LED_VCCS =Typ. TBD (217) (267) (289) mA (4)
Note (1) ILED
ILED
: the maximum current when LED_VCCS is rising,
RUSH
: the maximum current of the first 100ms after power-on,
IS
Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 ºC, f
= 200 Hz, Duty=100%.
PWM
(High to Low)
(Control Signal)
SW=24V
LED_VCCS(Typ)
LED_VCCS(Typ)
C1
1uF
VR1
R1
47K
R2
1K
47K
Q1 IRL3303
0.01uF
FUSE
Q2
IRL3303
C2
C3
1uF
(LED Converter Input)
Version 0.0 28 August 2012 10 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
VLED rising time is 0.5ms
0.5ms
90%
ILED
10%
Rush
100ms
ILED
IS
LED_VCC
LED_PWM
LED_EN
ILED
Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or
backlight flash can be found. And it is also difficult to control the brightness linearity.
Note (3) If PWM control frequency is applied in the range less than 1KHz, the “waterfall” phenomenon on
0V
0V
0V
the screen may be found. To avoid the issue, it’s a suggestion that PWM control frequency should
follow the criterion as below.
PWM control frequency f
dfN)33.0( f
should be in the range
PWM
PWM
fNd)66.0(
N : Integer )3(tN
f
: Frame rate
Note (4) The specified LED power supply current is under the conditions at “LED_VCCS = Typ.”, Ta = 25
± 2 ºC, f
= 200 Hz, Duty=100%.
PWM
Version 0.0 28 August 2012 11 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.3.3 BACKLIGHT UNIT
www.panelook.com
PRODUCT SPECIFICATION
Parameter Symbol
LED Light Bar Power
Supply Voltage
LED Light Bar Power
Supply Current
Power Consumption PL (1.65) (1.914) (1.98) W (3)
LED Life Time LBL 15000 - - Hrs (4)
Note (1) LED current is measured by utilizing a high frequency current meter as shown below :
Light Bar Feedback
Channels
L 25 29 30 V
V
L-- (66) -- mA
I
Min. Typ. Max.
VL,I
L
Ta = 25 ± 2 ºC
Value
LED
Light Bar
Unit Note
(1)(2)(Duty100%)
Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter
with current balancing function to drive LED light-bar.
Note (3) P
Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =
25 ±2
= IL ×VL (Without LED converter transfer efficiency)
L
o
C and IL = 22 mA(Per EA) until the brightness becomes 50% of its original value.Љ
Version 0.0 28 August 2012 12 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
|
|
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS
4.4.1 DISPLAY PORT INTERFACE
Parameter Symbol Min. Typ. Max. Unit Notes
Differential Signal Common Mode
Voltage(MainLink and AUX)
AUX AC Coupling Capacitor C
Note (1) Display port interface related AC coupled signals should follow VESA DisplayPort Standard
Version1. Revision 1a and VESA Embedded DisplayPort
(2) The AUX AC Coupling Capacitor should be placed on Source Devices.
(3)The source device should pass the test criteria described in DisplayPortCompliance Test
Specification (CTS) 1.1
www.panelook.com
PRODUCT SPECIFICATION
VCM 0 2 V (1)(3)
75 200 nF (2)
AUX
TM
Standard Version 1.1.
V
D+
V
Single Ended
V
0V
CM
D-
VID
4.4.2 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input
for the color. The higher the binary input the brighter the color. The table below provides the assignment
of color versus data input.
Data Signal
Basic
Colors
Gray
Scale
Of
Red
Color
Black
Red
Green
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.5 DISPLAY TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Refresh rate 60Hz
Signal Item SymbolMin. Typ.Max. Unit Note
DCLK Frequency 1/Tc 49.6176.42 78.44 MHz -
Vertical Total Time TV 790 800 810 TH -
Vertical Active Display Period TVD 768 768 768 TH -
DE
Vertical Active Blanking Period TVB TV-TVD32 TV-TVD TH -
Horizontal Total Time TH 1570 15921614 Tc -
Horizontal Active Display Period THD 1366 13661366 Tc -
Horizontal Active Blanking Period THB
www.panelook.com
PRODUCT SPECIFICATION
TH-THD
INPUT SIGNAL TIMING DIAGRAM
226
TH-THD
Tc -
DE
DCLK
DE
DATA
TC
HD
T
Version 0.0 28 August 2012 15 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
4.6 POWER ON/OFF SEQUENCE
www.panelook.com
PRODUCT SPECIFICATION
-Power Supply
for LCD, VCCS
-eDP Display
-HPD from Sink
-AUX Channel
-Main Link Data
0V
0V
Power On
90%
10%
t1
10%
Restart
10%
t12
Power Off
t11
90%
t2
Black Video
t3
AUX Channel Operational
t4
Link
Training
Idle
Video from Source
Valid Video Data
t10
Black Video
Idle or off
- Power Supply for
LED Converter,
LED_VCCS
- LED Converter
Dimming Signal,
LED_PWM / SM_Bus
- LED Converter
Enable Signal,
LED_EN
0V
0V
0V
t5t6t7t8t9
90%
10%
t
A
t
C
t
E
90%
10%
t
B
t
D
t
F
Version 0.0 28 August 2012 16 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Timing Specifications:
Parameter Description
t1 Power rail rise time, 10% to 90% Source 0.5 10 ms -
t2
t3
t4
t5 Link training duration Source - - mst6 Link idle Source - - ms-
t7
t8
t9
t10
t11
t12 VCCS Power off time Source 500 - ms-
t
A
t
B
t
C
t
D
t
E
t
F
Note (1) Please don’t plug or unplug the interface cable when system is turned on.
Delay from LCD,VCCS to black
video generation
Delay from LCD,VCCS to HPD
high
Delay from HPD high to link
training initialization
Delay from valid video data from
Source to video on display
Delay from valid video data from
Source to backlight on
Delay from backlight off to end of
valid video data
Delay from end of valid video data
from Source to power off
VCCS power rail fall time, 90% to
10%
LED power rail rise time, 10% to
90%
LED power rail fall time, 90% to
10%
Delay from LED power rising to
LED dimming signal
Delay from LED dimming signal to
LED power falling
Delay from LED dimming signal to
LED enable signal
Delay from LED enable signal to
LED dimming signal
www.panelook.com
PRODUCT SPECIFICATION
Reqd.
By
Sink 0 200 ms -
Sink 0 200 ms -
Source - - ms-
Sink 0 50 ms-
Source - - ms-
Source - - ms-
Source 0 500 ms-
Source 0.5 10 ms-
Source 0.5 10 ms-
Source 0 10 ms-
Source 10 - ms-
Source 10 - ms-
Source 10 - ms -
Source 10 - ms -
Value
Min Max
Unit Notes
Note (2) Please avoid floating state of the interface signal during signal invalid period.
Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the
interface signal is valid.
Version 0.0 28 August 2012 17 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
T
y
90
T
y
90
y
T
T
y
5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Light Bar Input Current I
The measurement methods of optical characteristics are shown in Section 5.2. The following items
should be measured under the test conditions described in Section 5.1 and stable environment shown in
Note (5).
5.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. UnitNote
Contrast Ratio CR 350 500 - -
Response Time
Average Luminance of White
Red
Color
Chromaticity
Viewing Angle
White Variation of 5 Points
Note (1) Definition of Viewing Angle (Tx, Ty):
Green
Blue
White
Horizontal
Vertical
www.panelook.com
PRODUCT SPECIFICATION
o
25r2
50r10
L
(66ʼ
TR - (3) (8) ms
T
- (7) (12) ms
F
L
AVE
Rx
Ry
Gx
Gy
Bx
By
=0q, TY =0q
T
x
Viewing Normal Angle
212 250 - cd/m
(0.580)
(0.340)
(0.325)
Typ –
0.03
(0.565)
(0.159)
Typ +
0.03
(0.145)
Wx 0.313 Wy
Tx+
T
TY+
T
GW
40 45
-
x
-
Y
5p
CRt10
Tx=0q, TY =0q
40 45 15 20 40 45 -
80 - - %
0.329
Normal
C
%RH
mA
-
-
-
-
-
-
-
Deg.
2
(2),
(5),(7)
(3),(7)
(4),
(6),(7)
(1),(7)
(1),(5),
(7)
(5),(6),
(7)
x =
= 0º
Ty-Ty
TX- = 90º
6 o’clock
- =
x-
Tx
Tx
y-
º
12 o’clock direction
+
+ =
x+
º
TX+ = 90º
Version 0.0 28 August 2012 18 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note (2) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
L 0: Luminance of gray level 0
CR = CR (1)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
www.panelook.com
PRODUCT SPECIFICATION
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
T
R
, TF):
R
66.67 ms
Note (4) Definition of Average Luminance of White (L
Measure the luminance of White at 5 points
L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6)
AVE
Time
T
F
66.67 ms
):
Version 0.0 28 August 2012 19 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
(
)
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
www.panelook.com
PRODUCT SPECIFICATION
USB2000
or equivalent
Center of the Screen
500 mm
Note (6) Definition of White Variation (GW):
Measure the luminance of White at 5 points
GW
= {Minimum [L (1)~L (5)] / Maximum [L (1)~ L (5)]}*100%
5p
˄˃
ˉ
˛˂ˇ
˅
ˊ
CS-2000T
Light Shield Room
Ambient Luminance < 2 lux
ˋ
ˆ
or equivalent
X
: Test Point
X=1 to 13
Active area
˄˃
ˌ
ˇˈ
˄˄
˄˃˄˃
˪˂ˇ˪˂ˇ˪˂ˇ˪˂ˇ
˛
˛˂ˇ˛˂ˇ˛˂ˇ
˄
˄˅
˪
˄˃
˄ˆ
Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of
the specifications after long-term operation will not be warranted.
Version 0.0 28 August 2012 20 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
2A Standard timing ID # 3
2B Standard timing ID # 3
2C Standard timing ID # 4
2D Standard timing ID # 4
2E Standard timing ID # 5
2F Standard timing ID # 5
30 Standard timing ID # 6
31 Standard timing ID # 6
32 Standard timing ID # 7
33 Standard timing ID # 7
34 Standard timing ID # 8
35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“76.42MHz”, According to
36
VESA CVT Rev1.1)
37 # 1 Pixel clock (hex LSB first)
38 # 1 H active (“1366”)
39 # 1 H blank (“226”)
3A # 1 H active : H blank (“1366 : 226”)
3B # 1 V active (”768”)
3C # 1 V blank (”32”)
3D # 1 V active : V blank (”768 :32”)
3E # 1 H sync offset (”68”)
3F # 1 H sync pulse width ("45”)
40 # 1 V sync offset : V sync pulse width (”4 : 7”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width
41
(”68: 45 : 4 : 7”)
42 # 1 H image size (”309 mm”) 35
43 # 1 V image size (”174 mm”) AE
44 # 1 H image size : V image size (”309 : 174”)
45 # 1 H boarder (”0”)
46 # 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
47
# 2 FE (hex) defines ASCII string (Model Name “N140BGE-EB3”,
4B
ASCII)
4C # 2 Flag
4D # 2 1st character of name (“N”) 4E
4E # 2 2nd character of name (“1”) 31
4F # 2 3rd character of name (“4”) 34
50 # 2 4th character of name (“0”) 30
51 # 2 5th character of name (“B”) 42
52 # 2 6th character of name (“G”) 47
53 # 2 7th character of name (“E”) 45
54 # 2 8th character of name (“-”) 2D
55 # 2 9th character of name (“E”)
57 # 2 Ath character of name (“3”)
58 # 2 New line character indicates end of ASCII string
59 # 2 Padding with “Blank” character
5A Detailed timing description # 3
5B # 3 Flag
5C # 3 Reserved
5D # 3 FE (hex) defines ASCII string (Vendor “CMN”, ASCII)
5E # 3 Flag
5F # 3 1st character of string (“C”)
60 # 3 2nd character of string (“M”)
61 # 3 3rd character of string (“N”)
62 # 3 New line character indicates end of ASCII string
63 # 3 Padding with “Blank” character
64 # 3 Padding with “Blank” character
65 # 3 Padding with “Blank” character
66 # 3 Padding with “Blank” character
67 # 3 Padding with “Blank” character
68 # 3 Padding with “Blank” character
69 # 3 Padding with “Blank” character
6A # 3 Padding with “Blank” character
6B # 3 Padding with “Blank” character
6C Detailed timing description # 4
6D # 4 Flag
6E # 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N140BGE-EB3”,
6F
ASCII)
70 # 4 Flag
71 # 4 1st character of name (“N”) 4E
72 # 4 2nd character of name (“1”) 31
73 # 4 3rd character of name (“4”) 34
74 # 4 4th character of name (“0”) 30
75 # 4 5th character of name (“B”) 42
76 # 4 6th character of name (“G”) 47
77 # 4 7th character of name (“E”) 45
78 # 4 8th character of name (“-”) 2D
79 # 4 9th character of name (“E”)
7A # 4 9th character of name (“B”)
7B # 4 Ath character of name (“3”)
7C # 4 New line character indicates end of ASCII string
7D # 4 Padding with “Blank” character
7E Extension flag
7F Checksum
42 01000010
33 00110011
0A 00001010
20 00100000
00 00000000
00 00000000
00 00000000
FE 1111111 0
00 00000000
43 01000011
4D 01001101
4E 01001110
0A 00001010
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 1111111 0
00 00000000
45 01000101
42 01000010
33 00110011
0A 00001010
20 00100000
00 00000000
F3 11110011
01001110
00110001
00110100
00110000
01000010
01000111
01000101
00101101
Appendix. OUTLINE DRAWING
Version 0.0 28 August 2012 28 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
Version 0.0 28 August 2012 29 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Appendix. SYSTEM COVER DESIGN NOTICE
1. Design gap A between panel & any components on system cover
www.panelook.com
PRODUCT SPECIFICATION
a). Sufficient gap between panel & system is a must for preventing from backpack or pogo
test fail.
Definition
2 Design gap B1 & B2 between panel & protrusions
b). Zero gap from panel's maximum thickness boundary to any components, foreign objects,
wire, cable or extrusion on system cover inner surface is forbidden.
2.0mm min. gap is recommended between panel & protrusions for preventing from shock
Definition
3 Design gap C between system front bezel & panel surface.
related failures.
Version 0.0 28 August 2012 30 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
PRODUCT SPECIFICATION
C
LCD
Backlight
Panel Backcover
a). Sufficient gap between system front bezel & panel surface is a must for preventing from
pooling or glass broken.
Definition
b). Zero gap or interference is forbidden.
4 Design gap D1 & D2 between system front bezel & PCB Assembly.
System
front bezel
a). Sufficient gap between system front bezel & PCB assembly is a must for preventing from
abnormal display after backpack test, hinge test, twist test or pogo test.
Definition
b). Zero gap or interference is forbidden.
5 Interference examination of antenna cable and WebCam wire
WebCam Wire
a). Antenna cable or WebCam wire overlap with panel outline is forbidden for preventing
from abnormal display & white spot after backpack test, hinge test, twist test or pogo test.
Definition
b). Antenna cable or WebCam wire bypass panel outline is recommended.
WebCam Wire
6 System inner surface examination
Version 0.0 28 August 2012 31 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Definition a). Burr at logo edge, step, protrusion or PCB board will easily cause white spot or glass
broken.
b). Keeping flat surface underneath backlight is recommended.
7 Tape/sponge design on system inner surface
www.panelook.com
PRODUCT SPECIFICATION
Definition a) To prevent abnormal display & white spot after scuffing test, hinge test, pogo test,
backpack test, it is not recommended to add tape/sponge in separate location. Since each
tape/sponge may act as pressure concentration location.
b) We suggest to design a tape/sponge that well covered under panel rear cover.
8 Assembly SOP examination
Definition To prevent panel crack during system front bezel assembly process with hook design, it is
prohibited to press panel or any location that related directly to the panel.
9 Material used for system rear bezel
Version 0.0 28 August 2012 32 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Definition To prevent panel crack during system front bezel assembly process without hook design, it
is only allowed to give slight pressure with large contact area. This can help to distribute the
stress to prevent point concentration, also it is suggest to put the system on a flat surface
stage during the assembly.
10 Material used for system rear bezel
www.panelook.com
PRODUCT SPECIFICATION
Definition a) To prevent abnormal display & white spot after scuffing test, hinge test, pogo test,
backpack test, as the poor rigidity result from deformation of system rear cover during the
test.
b) We suggest to use aluminum-magnesium alloy as the rear frame material with thickness
min 1.5mm, instead of using PC/ABS.
11 System base unit design near keyboard and mouse pad
Definition To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack
test, no sharp edge design is allowed in any area that may damage the panel during the
test. We suggest to remove all sharp edges, or to reduce the thickness difference of
keyboard/mouse pad from the nearby surface.
Version 0.0 28 August 2012 33 / 33
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.