Appendix. SYSTEM COVER DESIGN NOTICE..........................................................................34
Version 1.0 8 January 2013 2 / 37The
copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 3
PRODUCT SPECIFICATION
REVISION HISTORY
Version Date Page Description
1.0 Oct.24 2012 All Spec Ver.1.0 was first issued.
Version 1.0 8 January 2013 3 / 37The
copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 4
PRODUCT SPECIFICATION
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N133BGE-EB1 is a 13.3” (13.3” diagonal) TFT Liquid Crystal Display module with LED Backlight
unit and 30 pins eDP interface. This module supports 1366 x 768 HD mode and can display
262,144 colors. The optimum viewing angle is at 6 o’clock direction.
1.2 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Screen Size 13.3 diagonal inch
Driver Element a-si TFT active matrix - Pixel Number 1366 x R.G.B. x 768 pixel Pixel Pitch 0.2148 (H) x 0.2148 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (3H) - Luminance, White 300 Cd/m2
Power Consumption Total (1.98W) (Max.) @ cell (0.71W) (Max.), BL (1.27W) (Max.) (1)
Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS =
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 16
PRODUCT SPECIFICATION
4.5 DISPLAY TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Refresh rate 60Hz
Signal Item SymbolMin. Typ.Max. Unit Note
DCLK Frequency 1/Tc (TBD) (75.45) (TBD) MHz -
Vertical Total Time TV (TBD)(806)(TBD) TH -
Vertical Active Display Period TVD (TBD)(768)(TBD) TH -
DE
Vertical Active Blanking Period TVB TV-TVD(38) TV-TVD TH -
Horizontal Total Time TH (TBD)(1560) (TBD) Tc -
Horizontal Active Display Period THD (TBD)(1366) (TBD) Tc -
Horizontal Active Blanking Period THB TH-THB (194) TH-THB Tc -
INPUT SIGNAL TIMING DIAGRAM
DE
DCLK
DE
DATA
TC
HD
T
Version 1.0 8 January 2013 16 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 17
PRODUCT SPECIFICATION
4.6 POWER ON/OFF SEQUENCE
The power sequence specifications are shown as the following table and diagram.
-Power Supply
for LCD, VCCS
-eDP Display
-HPD from Sink
-AUX Channel
-Main Link Data
0V
10%
0V
Power On
90%
t1
t2
t3
Black Video
t4
Link
Training
Video from Source
AUX Channel Operational
t7
Idle
Valid Video Data
Power Off
90%
t10
Black Video
Idle or off
t11
Restart
10%
10%
t12
- Power Supply for
LED Converter,
LED_VCCS
- LED Converter
Dimming Signal,
LED_PWM
-LED Converter
Enable Signal,
LED_EN
0V
0V
0V
t5t6
90%
10%
t8t9
90%
t
A
t
C
t
E
t
D
t
F
10%
t
B
Version 1.0 8 January 2013 17 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 18
PRODUCT SPECIFICATION
Timing Specifications:
Parameter Description
t1 Power rail rise time, 10% to 90% Source (0.5) (10) ms -
t2
t3
t4
t5 Link training duration Source - - ms-
t6 Link idle Source - - ms-
t7
t8
t9
t10
t11
t12 VCCS Power off time Source (500) - ms-
tA
tB
tC
tD
tE
tF
Note (1) Please don’t plug or unplug the interface cable when system is turned on.
Delay from LCD,VCCS to black
video generation
Delay from LCD,VCCS to HPD
high
Delay from HPD high to link
training initialization
Delay from valid video data from
Source to video on display
Delay from valid video data from
Source to backlight on
Delay from backlight off to end of
valid video data
Delay from end of valid video data
from Source to power off
VCCS power rail fall time, 90% to
10%
LED power rail rise time, 10% to
90%
LED power rail fall time, 90% to
10%
Delay from LED power rising to
LED dimming signal
Delay from LED dimming signal to
LED power falling
Delay from LED dimming signal to
LED enable signal
Delay from LED enable signal to
LED dimming signal
Reqd.
By
Sink (0) (200) ms -
Sink (0) (200) ms -
Source - - ms-
Sink (0) (50) ms-
Source - - ms-
Source - - ms-
Source (0) (500) ms-
Source (0.5) (10) ms-
Source (0.5) (10) ms-
Source (0) (10) ms-
Source (1) - ms-
Source (1) - ms-
Source (1) - ms -
Source (1) - ms -
Value
Min Max
Unit Notes
Note (2) Please avoid floating state of the interface signal during signal invalid period.
Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the
interface signal is valid.
Version 1.0 8 January 2013 18 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 19
PRODUCT SPECIFICATION
5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
252
5010
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Light Bar Input Current IL (36) mA
The measurement methods of optical characteristics are shown in Section 5.2. The following items
should be measured under the test conditions described in Section 5.1 and stable environment shown in
Note (5).
5.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
Contrast Ratio CR 500 650 -
Response Time
Average Luminance of White
(5 points)
Cross Modulation
Red
Color
Chromaticity
Green
Blue
White
Horizontal
Vertica l
Viewing Angle
Horizontal
Vertica l
13 Points White Variation
13 Point CR Variation W
White Variation CR
Gamma
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 30
PRODUCT SPECIFICATION
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
2A Standard timing ID # 3
2B Standard timing ID # 3
2C Standard timing ID # 4
2D Standard timing ID # 4
2E Standard timing ID # 5
2F Standard timing ID # 5
30 Standard timing ID # 6
31 Standard timing ID # 6
32 Standard timing ID # 7
33 Standard timing ID # 7
34 Standard timing ID # 8
35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“75.45MHz”, According to
36
VESA CVT Rev1.1)
37 # 1 Pixel clock (hex LSB first)
38 # 1 H active (“1366”)
39 # 1 H blank (“194”)
3A # 1 H active : H blank (“1366 : 194”)
3B # 1 V active (”768”)
3C # 1 V blank (”38”)
3D # 1 V active : V blank (”768 :38”)
3E # 1 H sync offset (”31”)
3F # 1 H sync pulse width ("65”)
40 # 1 V sync offset : V sync pulse width (”4 : 12”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width
41
(”31: 65 : 4 : 12”)
42 # 1 H image size (”344 mm”) 58
43 # 1 V image size (”194 mm”) C2
44 # 1 H image size : V image size (”344 : 194”)
45 # 1 H boarder (”0”)
46 # 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
47
# 2 FE (hex) defines ASCII string (Model Name “N133BGE-EB1”,
4B
ASCII)
4C # 2 Flag
4D # 2 1st character of name (“N”) 4E
4E # 2 2nd character of name (“1”) 31
4F # 2 3rd character of name (“3”) 33
50 # 2 4th character of name (“3”) 33
51 # 2 5th character of name (“B”) 42
52 # 2 6th character of name (“G”) 47
53 # 2 7th character of name (“E”) 45
54 # 2 8th character of name (“-”) 2D
55 # 2 9th character of name (“E”)
57 # 2 11th character of name (“1”)
58 # 2 Padding with “Blank” character
59 # 2 Padding with “Blank” character
5A Detailed timing description # 3
5B # 3 Flag
5C # 3 Reserved
5D # 3 FE (hex) defines ASCII string (Vendor “CMN”, ASCII)
5E # 3 Flag
5F # 3 1st character of string (“C”)
60 # 3 2nd character of string (“M”)
61 # 3 3rd character of string (“N”)
62 # 3 New line character indicates end of ASCII string
63 # 3 Padding with “Blank” character
64 # 3 Padding with “Blank” character
65 # 3 Padding with “Blank” character
66 # 3 Padding with “Blank” character
67 # 3 Padding with “Blank” character
68 # 3 Padding with “Blank” character
69 # 3 Padding with “Blank” character
6A # 3 Padding with “Blank” character
6B # 3 Padding with “Blank” character
6C Detailed timing description # 4
6D # 4 Flag
6E # 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N133BGE-EB1”,
6F
ASCII)
70 # 4 Flag
71 # 2 1st character of name (“N”) 4E
72 # 2 2nd character of name (“1”) 31
73 # 2 3rd character of name (“3”) 33
74 # 2 4th character of name (“3”) 33
75 # 2 5th character of name (“B”) 42
76 # 2 6th character of name (“G”) 47
77 # 2 7th character of name (“E”) 45
78 # 2 8th character of name (“-”) 2D
79 # 2 9th character of name (“E”)
7A # 2 10th character of name (“B”)
7B # 2 11th character of name (“1”)
7C # 4 Padding with “Blank” character
7D # 4 Padding with “Blank” character
7E Extension flag
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 32
Appendix. OUTLINE DRAWING
Front
PRODUCT SPECIFICATION
Back
Version 1.0 8 January 2013 32 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 33
FPC Location
PRODUCT SPECIFICATION
Version 1.0 8 January 2013 33 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 34
PRODUCT SPECIFICATION
Appendix. SYSTEM COVER DESIGN NOTICE
1. Design gap A between panel & any components on system cover
a). Sufficient gap between panel & system is a must for preventing from backpack or pogo
test fail.
Definition
2 Design gap B1 & B2 between panel & protrusions
b). Zero gap from panel's maximum thickness boundary to any components, foreign objects,
wire, cable or extrusion on system cover inner surface is forbidden.
2.0mm min. gap is recommended between panel & protrusions for preventing from shock
Definition
3 Design gap C between system front bezel & panel surface.
related failures.
Version 1.0 8 January 2013 34 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 35
PRODUCT SPECIFICATION
C
LCD
Backlight
Panel Backcover
a). Sufficient gap between system front bezel & panel surface is a must for preventing from
pooling or glass broken.
Definition
4 Design gap D1 & D2 between system front bezel & PCB Assembly.
b). Zero gap or interference is forbidden.
System
front bezel
a). Sufficient gap between system front bezel & PCB assembly is a must for preventing from
abnormal display after backpack test, hinge test, twist test or pogo test.
Definition
5 Interference examination of antenna cable and WebCam wire
Definition
6 System inner surface examination
b). Zero gap or interference is forbidden.
WebCam Wire
a). Antenna cable or WebCam wire overlap with panel outline is forbidden for preventing
from abnormal display & white spot after backpack test, hinge test, twist test or pogo test.
b). Antenna cable or WebCam wire bypass panel outline is recommended.
WebCam Wire
Version 1.0 8 January 2013 35 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 36
PRODUCT SPECIFICATION
Definition a). Burr at logo edge, step, protrusion or PCB board will easily cause white spot or glass
broken.
b). Keeping flat surface underneath backlight is recommended.
7 Tape/sponge design on system inner surface
Definition a) To prevent abnormal display & white spot after scuffing test, hinge test, pogo test,
backpack test, it is not recommended to add tape/sponge in separate location. Since each
tape/sponge may act as pressure concentration location.
b) We suggest to design a tape/sponge that well covered under panel rear cover.
8 Assembly SOP examination
Definition To prevent panel crack during system front bezel assembly process with hook design, it is
prohibited to press panel or any location that related directly to the panel.
9 Material used for system rear bezel
Version 1.0 8 January 2013 36 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Page 37
PRODUCT SPECIFICATION
Definition To prevent panel crack during system front bezel assembly process without hook design, it
is only allowed to give slight pressure with large contact area. This can help to distribute the
stress to prevent point concentration, also it is suggest to put the system on a flat surface
stage during the assembly.
10 Material used for system rear bezel
Definition a) To prevent abnormal display & white spot after scuffing test, hinge test, pogo test,
backpack test, as the poor rigidity result from deformation of system rear cover during the
test.
b) We suggest to use aluminum-magnesium alloy as the rear frame material with thickness
min 1.5mm, instead of using PC/ABS.
11 System base unit design near keyboard and mouse pad
Definition To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack
test, no sharp edge design is allowed in any area that may damage the panel during the
test. We suggest to remove all sharp edges, or to reduce the thickness difference of
keyboard/mouse pad from the nearby surface.
Version 1.0 8 January 2013 37 / 37
The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.