ICSI IC62LV1024AL-45TI, IC62LV1024AL-55B, IC62LV1024AL-55BI, IC62LV1024AL-55H, IC62LV1024AL-55HI Datasheet

...
Integrated Circuit Solution Inc. 1
LPSR017-0A 09/13/2001
IC62LV1024AL IC62LV1024ALL
Document Title
128K x 8 Ultra Low Power and Low VCC SRAM
Revision History
Revision No History Draft Date Remark
The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.
2 Integrated Circuit Solution Inc.
LPSR017-0A 09/13/2001
IC62LV1024AL IC62LV1024ALL
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
DESCRIPTION
The ICSI IC62LV1024AL and IC62LV1024ALL are low power and low Vcc,131,072-word by 8-bit CMOS static RAMs. They are fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.
When CE1 is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.
Easy memory expansion is provided by using two Chip Enable inputs, CE1 and CE2. The active LOW Write Enable (WE) controls both writing and reading of the memory.
The IC62LV1024AL and IC62LV1024ALL are available in 32-pin 8*20mm TSOP-1, 8*13.4mm TSOP-1, 450mil SOP and 48-pin 6*8mm TF-BGA.
FUNCTIONAL BLOCK DIAGRAM
A0-A16
CE1
OE WE
512 X 2048
MEMORY ARRAY
DECODER
COLUMN I/O
CONTROL
CIRCUIT
GND
VCC
I/O
DATA
CIRCUIT
I/O0-I/O7
CE2
128K x 8 LOW POWER and LOW Vcc CMOS STATIC RAM
FEATURES
• Access times of 45, 55, and 70 ns
Low active power: 60 mW (typical)
Low standby power: 15 µW (typical) CMOS
standby
• Low data retention voltage: 2V (min.)
• Available in Low Power (-L) and Ultra Low Power (-LL)
• Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
• TTL compatible inputs and outputs
• Single 2.7V to 3.3V power supply
Integrated Circuit Solution Inc. 3
LPSR017-0A 09/13/2001
IC62LV1024AL IC62LV1024ALL
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
NC A16 A14 A12
A7 A6 A5 A4 A3 A2 A1
A0 I/O0 I/O1 I/O2
GND
VCC A15 CE2 WE A13 A8 A9 A11 OE A10 CE1 I/O7 I/O6 I/O5 I/O4 I/O3
PIN CONFIGURATION
32-Pin SOP
PIN DESCRIPTIONS
A0-A16 Address Inputs CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input
OE Output Enable Input WE Write Enable Input
I/O0-I/O7 Input/Output NC No Connection Vcc Power GND Ground
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
A11
A9 A8
A13
WE
CE2
A15
VCC
NC A16 A14 A12
A7 A6 A5 A4
OE A10 CE1 I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2 A3
PIN CONFIGURATION
32-Pin 8x20mm TSOP-1 and 8x13.4mm TSOP-1
OPERATING RANGE
Range Ambient Temperature VCC
Commercial 0°C to +70°C 2.7V to 3.3V Industrial –40°C to +85°C 2.7V to 3.3V
48-Pin 6x8mm TF-BGA
1 2 3 4 5 6
A B C D E F G H
A0
A1
CE2
A3
A6
A8
I/O
5
A2 WE
A4
A7 I/O
1
I/O
6
NC
A5
I/O
2
GND
Vcc
Vcc
GND
I/O
7
NC
NC
I/O
3
I/O
8
OE
CE1
A16
A15
I/O
4
A9
A10
A11
A12
A13 A14
4 Integrated Circuit Solution Inc.
LPSR017-0A 09/13/2001
IC62LV1024AL IC62LV1024ALL
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol Parameter Value Unit
VTERM Terminal Voltage with Respect to GND –0.5 to +3.6 V VCC Vcc related to GND –0.3 to +3.6 V TBIAS Temperature Under Bias –40 to +85 ° C TSTG Storage Temperature –65 to +150 °C PT Power Dissipation 0.7 W
Notes:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
CAPACITANCE
(1,2)
Symbol Parameter Conditions Max. Unit
CIN Input Capacitance VIN = 0V 6 pF COUT Output Capacitance VOUT = 0V 8 pF
Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T
A = 25°C, f = 1 MHz, Vcc = 3.0V.
DC ELECTRICAL CHARACTERISTICS (Over Operating Range)
Symbol Parameter Test Conditions Min. Max. Unit
VOH Output HIGH Voltage VCC = Min., IOH = –1.0 mA 2.2 V VOL Output LOW Voltage VCC = Min., IOL = 2.1 mA 0.4 V VIH Input HIGH Voltage 2.2 VCC + 0.3 V VIL Input LOW Voltage
(1)
–0.3 0.4 V ILI Input Leakage GND VIN VCC –1 1 µA ILO Output Leakage GND VOUT VCC –1 1 µA
Notes:
1. V
IL = –3.0V for pulse width less than 10 ns.
TRUTH TABLE
Mode
WEWE
WEWE
WE
CE1CE1
CE1CE1
CE1 CE2
OEOE
OEOE
OE I/O Operation Vcc Current
Not Selected X H X X High-Z ISB1, ISB2 (Power-down) X X L X High-Z ISB1, ISB2
Output Disabled H L H H High-Z ICC Read H L H L DOUT ICC Write L L H X DIN ICC
Loading...
+ 7 hidden pages