IBM System 360, Model 30 Operating Manual

Systems Reference Library
IBM
System/360
Operating Guide
Model
30
File
Number
Form
A24-3373-2
This
reference
the
IBM 2030
Keyboard
additional
devices,
Bibliography,
(attached
information
refer
publication
Processing
to
the
for
to
the
publications
Form
A22-6822.
describes
Unit
and
IBM
8ystem/360
operation
operator
the
of
listed
IBM 1052
Model
the
various
in
the
procedures
Printer
30).
For
input/output
IBM
8ystem/360
for
Third
Edition
This
is a
released
Form
Number
reprint
in
the
of
A24-3373-1
following
Pages
Technical
Affected
incorporating
Newsletter.
~
changes
N24-0390
Significant contained
subsequent
Copies This Publications, Address
@)
International
ii
of
this
manual
comments
changes
in
this
revisions
and
has
Dept.
20
or
additions
publication
or
Technical
other
IBM
been
prepared
171,
regarding
Business
to
will
publications
by
P. O. Box
this
publication
Machines
December
the
specifications
be
reported
Newsletters
the
IBM
6,
Endicott,
Corporation
in
can
be
Systems
to
28,
obtained
New
this
1965
1966
through
Development
York
13760
address.
IBM
Branch
Division,
Offices.
Product
CONTENTS
IBM
SYSTEM/360
MODEL
30
OPERATING
GUIDE
..........................
5
IBM
2030
System
Control
Panel
. . . . . . . . .
..
6
Operator's
Control
Panel
(OC
P).
. . . . .
..
6
Console
Controls.
. . . . . . . . . . . . . . .
..
9
Operation
Controls
. . . . . . . . . . . . . . . .
10
Push
Buttons
.....................
12
Displays
........................
14
Use
Meters
.....................
18
SYSTEM
OPERATIONS
.................
19
System
Power-On
and
Power-Off
.......
19
Program
Load
Routine
. . . . . . . . . . . . . .
19
Dis
play
Information
From
Storage
. . . . . .
20
Store
Information
into
Storage
. . . . . . . . .
20
Single-Instruction
Processing
.........
24
Single-Cycle,
Display,
and
Store
Operations.
. . . . . . . . . . . . . . . . . . . .
24
Processing a Program
Section.
. . . . . .
25
Starting
at a Specific
Instruction
(Set
IC)
Procedure
..................
25
Manual
Intervention
. . . . . . . . . . . . . . .
27
Microprogram
Test
Routines
.............
27
Basic
Test
......................
27
Display
Read/Write
Storage
...........
27
Alter
Read/Write
Storage
. . . . . . . . . . . .
28
Alter a Block
of
Read/Write
Storage
.....
28
IBM 1052
PRINTER-KEYBOARD
..........
29
IBM 1050
OPERATIONS
....
37
EXTENDED
BINARY
-CODED-DECIMAL
INTERCHANGE
CODE
(EBCDIC)
.........
41
GLOSSARY
OF
TERMS
.................
44
INDEX
............................
46
iii
Figure
1.
IBM
System/360
Model
30
with
IBM
1052
Printer
Keyboard
4
IBM
SYSTEM/360
The
IBM
System/360
state,
high-speed
compatible described tion,
--The processing
Form
operator
with
the
in
IBM
A22-6821.
(turning starting a program) control
board tion
panel
can
be
between
(console).
added
the
operator
documented.
MODEL
Model
data
processi~g
other
models
System/360,
controls
power
are
needed
on
contained
The
to
the
system and
30
OPERATING
30
(Figure
of
Principles
for
and
off
IBM 1052
so
the
system
1)
is a solid-
system
that
System/360
of
normal
and
loading
on
the
2030
Printer-Key-
that
communica-
can
GUIDE
is
as
Opera-
program
and
system
be
5
IBM
2030
SYSTEM
The
IBM
2030 with a number that
permit
modes, tion. on a panel system neer's
console
Panel tons,
indicators. the
panel, Processing all
controls
and
These
control
panel.
is
(OC
three
operation
observation
indicators
(Figure
designated
P).
16-position
Except
the
Units)
and
problem-program
CONTROL
Central
of
indicators
2)
console
The
lower
This
section
for
OCP
is
in
indicators
processing.
PANEL
Processing
and
of
the
system
of
the
and
controls
that
serves
and
an
right-hand
as
the
Operator's
contains rotary the
nomenclature
identical
System/360.
necessary
Unit
manual
in
results
are
as
both
IBM
Customer
portion
four
switches,
on
all
CPU's
The
for
is
provided
controls
any
of
of
any
assembled
an
operator's
of
Control
push
and
printed
OCP
normal
several opera-
Engi-
the
but-
six
on (Central contains
I/O
devices. sequence units.
Note:
The applying output
1.
devices:
Press
light
2.
Set
3.
Press
4.
Turn
5.
Set
depends
follo\\ing
or
removing
the
to
come
the
Rate
the
power
the
Rate
The
2030
2030
time
on
the
procedure
Stop
on.
switch
Start
on
or
switch
required
number
electrical
key
to
the
key.
off
on
the
to
the
for a power-on of
on-line
must
be
power
and
wait
for
Single-Cycle
I/o
unit.
Process
I/O
used
when
to
input/
the
l\lanual
position.
position.
OPERATOR'S
This
section
has
the
following
Power-On
The I/O
units reset not
the
are
reset. on. storage turbed. and
restored
Key
power-on
starts
function
general-[Xlrpose
as
The
CPU
so
that
Hence,
storage.
The
I/O
If
power power-on On taken reset.
light
for
cannot
sequencing
remains
that
The
CONTROL
of
the
2030
controls
sequence
when
occurs.
are
any
clock
information
system
without
units
are
be
brought
off)
unit.
po\ver-on
PANEL
console
and
for
this
key
All
data-flow
or
floating-point
priorities
is
reset
in
power
destroying
sequenced
up
is
interrupted
until
corrective
All
on-line
sequence
(OCP)
(lower
indicators:
the
CPU
is
pressed.
that
to
prevent
storage
can
information
ON
for a unit,
I/O bypasses
right
and
all
registers
happen
access
is
be
turned
one
by
further
(console
action
units
corner)
on-line
A
system
(but
registers)
to
turn to
not
dis-
off
in
main
one.
Power
is
are
also
off-line
6.
Press
tion.
This
procedure
cycle
in accessed. nel
that
removing
contents
If
power
(because
the
line
continue
any
channel
on.
Power-Off
This
key
I/O
units.
altered
if
\!.,Trite forced just
during
a
storage-read
indicator
to
read
the
console
ensures
which
read/write
Thus,
might
have
power
of
to
storage.
is
removed
maintenance
terminators
CPU
operations.
must
Key
removes
The
contents
the
is
ensure
are
that
not
Start
key
to
that
the
system
any
electrical
been
the
unit
from
is
must
be
on
as
power
power-off
cycle
has
storage
caused
does
required)
be
The
long
to
of
main
been
is
surge
by
not
the
last
relocated
last as
the
the
CPU
storage
operation.
taken
on), a manual-\\Tite
the
contents
of
lost.
resume
applying
affect
not
I/O
is
being
on
opera-
in
the
or
the
unit
a
chan-
on a channel.
in
order
I/O
unit
on
system
and
all
are
is
on-line
not
except
(the Allo\\,-
cycle
is
the
location
to
that
6
READ
ONLY
ST
RAGE
N
I
....e.J.1!!.
I
I
W
RE
ISTER
I
X-RE
ISTER
• I
0 1 2 3
. 5
I
.
I
LP
I
~
I U
8
·
2 1
I
~ I ~
.
2
~
I :
. 2 1
. 5 6 7
1 2 5
6 7
SA
I H
I I A
I
C8
M I
I
• I
0
1 2
3 I
0 1
2
3
I
A 0 1 2 3
I
0
1
I
0 1 2
I 0
1 I A
pi
0
1 2 3
I
F
I
G
I
V
I
I
:S
• I
0
1 2 3
I
I
0 1
2
I
0
1
I
0 1
10
1
21
A
0
1
2
3
R
I R
n
~
I
I
~ I ~
~
I :
HANN
NUMBER
:JNE
AA
I K Y
MMA
I ~ I
~
; I
1
I
~
I
8
~
I:
~
I
7
0
FLA
S
TA
S
HE
KS
CC
SlI
SKIP
PCI
0'
IN
&TAY
stlV
I
.ROG
.ROT
CHNl
CHNl
INT
DATA
(TRl
FACE
'"
AD.
CMHD
~UV
'U'
OUT
OUT
OUT
OUT
OUT
NIJMBER
TW
DATA
REGISTER
I
KEY
I
COMMAND
~ I ~
~
I :
~
I
: I
~
~
I
~
I
FLAGS
TAGS
CHECKS
SKIP
0'
AD,
STAT
SfRV
I
PROG
PROT
CHNl
CHNL
INT
IN
DATA
(TRl
fACE
'"
AD'
CMNO
IUV
SU'
OUT OUT
OUT
OUT
OUT
MPX
HAN~L
TA~
MPX
HANNEL
BUS
-
Ol
REGI
TER
0'
AD.
STAT
SUV
'"
CMNO
IUV
SU,
1
8
IN IN
OUT
OUT
OUI
OUT
OUT
3.
.
MAIN2T
RAGE
ADDRESS
RE(
ISTER
I
MAIN
~
I
1
: I
~
~
I
8
I
STOR
: I
~
1
AUX
7
. 7
STOR
MAIN
S ORAY!'
DATA
REGISk.R
I
ALU
UTPUT
PU
STATUS
PU
CHECKS
.18
11
I
18
118
EX
MATCH
~l~~~
STOR STOR
. 2 8 . 2 1
. 2
·
2 1
AoR
DATA
8-REGISTER I
A-REGISTER
1050
1050 B A
ALU
INTV
REQ
REG
REG
~ I ~
. 2
;1
:
.
2 1
I
.
I
~
. 2
;
I:
·
2 1
M.X
SEL
COM.
ROS ROS
(TRL
1
2
5 6 7 .
1 2 5 6 7
CHNL
CHNl
MOOE
AoR
SAl$
REG
D
§
SyStEM
INTTM~
ReSET
COMPARE ADDRESS
ROAR
C:U
B
RESET
IC
D
CHECK
~
RESET
TEST
B B
IOIS.LAyl
ROS
CONTROL
INHI81T
PROCESS
ROS
ifop
\ I /
SCAN
ADDRESS
COMPARE
ROAR
SYNC
---\...ROC
1
ESr~~~'pELAYEO
ROARSTOP~
~SARSTOP
EARLY
--:JI,\,,--SAR
RESTART
ROAR5TOP
~
~~~~~T~~~ET
R:fr~~T
R~t~RR:;:::~
I
POWER
I
ON
o
CHECK CONTROL
DISABLE
PROCESS
STOP
oIAGNO:=S
I!=START
I
POWER
I
0"
I NSTRUCTION
ADD
ESS
- R05
ADDRESS
00000
B
I/O
interruption Power-Off I/O
interruptions
tion.
The
Power-Off
Power-On
The
recommended
1.
Press Manual attached
enter
2.
Press
Emergency
The
Emergency electrical units)
with
of
storage
As
the
name
should
be
be
used
manually
The
system switches. environment
power. system
Contact
power
Key
key.
the
light
I/O
the
manual
the
Pull
power
no
regard
may
implies,
reset
If
the
is
cannot
conditions
is
operated.
are
lost
key
power-off
console
to
come
units
Stop
do
state.
Power-Off
Switch
Pull
Switch
(including
to
be
altered
the
only
if
necessary.
by
the
is
protected
temperature
too
high,
the
Customer
be
are
reset
Therefore,
during a power-off
takes
precedence
procedure
key
and
wait
on.
(The
Stop
not
cause
the
)
key.
removes
power
to
all
sequencing.
if
this
switch
Emergency
This
Customer
by
these
thermal
of
the
switches
Engineer.
operating
Engineer
maintained.
when any
over
for keys
system
all
primary
on-line
The
is
Pull
switch
overload
drop whenever
the
pending
opera-
the
is:
the
on
to
I/O
contents
operated. Switch
must
system
the
Test
Indicator
The
Test Check set
to
Load
Indicator
This
indicator
and
released.
program
PSW
is
Load
Key
This
key
10\ving
1.
An
2.
The
3.
The This
4.
The all storage.
light
Control,
Process
is
successfully
set
into
is
used
functions
automatic
CPU
basic
test
clear
the
flag
is
on
ROS
(normal
turns
It
remains
circuitry).
to
initialize
occur:
System
clock
is
test
microprogram
is
looped
UCW
bytes
whenever
Control,
the
or
processing
on
when
the
on
until
completed
See
the
Reset
started.
128
times.
microprogram
in
the
UCW
Address
Rate
switch
position).
Load
the
load
(the
the
Load
system.
is
performed.
is
performed.
is
run
area
Compare,
is
key
is
pressed
micro-
initial-load
Key
The
to
reset
of
auxiliary
not
section.
f01-
System
This
indicator
the
use
section.
Manual
This
light
and
that
as
the console is
on.
\Vait
Indicator
When
this
no
instruction occurs, program.
(SYS)
meters
)
(MAN)
indicates
no
channel
System
controls
light
processing
Indicator
is
normally
is
running.
Indicator
that
operation
light
is
off).
are
effective
is
on,
the
processing
is
initiated
on
(See
the
CPU
Several
CPU occurs.
whenever
the
clock
is
in
progress
of
only
when
clock
If
as
required
either
Use
Meters
is
stopped
the
manual
this
is
running
an
interruption
by
of
(as
lamp
the
long
but
5.
The analyzes address (load-unit pleted, been turned
Note
that
key
is
pressed.
is
then
Interrupt
When
this
the
external external nizes
this
Switches
These
rotary
operator
load
microprogram switches
of
address).
the
successfully
off.
the
system
effective
Key
key
is
old
interruption
interruption
F,
G, H,
switches
for
the
G,
the
program-loading
Initial
Program
set
mask
The
system
as
soon
as
pressed,
PSW
is
altered
is
pending.
only
and
J
are
following
is
begun.
H,
and J to
\Vhen
this
Load
up,
and
the
is
reset
mask
the
IPL
the
interruption
to
indicate
The
if
programmed
normally
operations:
This
determine
I/O
routine
(IPL)
Load
when
in
the
PSW
system
used
routine
device
is
PSW
light
the
load
IPL
is
set
code that
to
by
the
the
com-
has is
PSW
up.
of
an
recog-
do
so.
8
1.
Manual a ROS
2.
Manual and
3.
Manual
storage
~
described Switch F is tions
(see Feature, particular tions
(see bility
Feature,
address
J).
The
functions
in
also
IBM
Form
significance
IBM
alteration
(F,
entry
of
entry
of a
or
into a data-flow
detail
in
used
System/360
A24-3255).
System/360
Form
CONSOLE CONTROLS
The
manual operator seyeral
controls
to
initiate
modes,
and
system
to
operations.
Note:
Storage main-storage initiated
to
ensure
from
that
Protection
alteration
the
console.
useful
altered.
Data
and
Address
Eight
rotary entering of
data
these
sixteen-position
hexadecimal
A,
B,
C,
and D are
manual
age, switches register Switches
operations
or
to
are
and
F, instruction address, These system
or
four
through
These
set
address,
switches
switches
Entry
switches
or
addresses
digit
(four
used
involving
up a compare
connected
to
the
compare
G, H,
and J are
enter
manual
the A-and
are
of
an
G,
H,
the
load-unit
byte
of
of
these
other
sections
for
1400
Model
for
1620
Model
A24-3365).
on
the
2030
operation
perform
is
or
display
Care
data
is
Swit
are
provided
into
switches
bits
plus
to
enter
address.
to
the
(match)
a ROS
address, a load-unit
data
are
connected
B-registers.
normally
instruction
and
information
register
four
compatibility
address
J).
address
switches
of
this
1400
Compatibility
(G,
into
(H
and
are
manual.
opera-
or
H,
main
J).
Switches F and G have
compatibility
30,
console
display
not
effective
1620
in
permit
any
and
during
opera-
Compati-
the
of
store
operations
must
be
exercised
not
unintentionally
ches
for
manually
the
system.
provides
parity).
an
address
main
or
auxiliary
main-storage
Switches
These
Each
one
for
stor-
four
address
circuits.
used
to
set
up
an
into
the
system.
to
the
data-flow
used
as
follows:
Switch
A,B,C,D
A,B,C,D
F,G,H,J
G,H,J
H,J
The
specific
switches
are
detailed
publication.
Switches F and G also
the
1400
and
1620
Display-Storage
This
control
from
(or
do
not addition, into
any
The
dual-concentric
to
access
shown
Use
described
can
store
have
full-time
proviSion
main-storage
the
registers
on
the
dial
of
the
Storage-Display
in
the
into
section.
~s
MS
\ I
~
~
0
v"
0
/I
5
')
Figure
3.
Display-Storage
Function
A
stop
or matched the
Main
(MSDR)
ter
(WX),
A
main-storage
store
or
An
instruction-Start ROS-Start operation.
The
load-unit
and
channel
the
program
A
data
byte
or
auxiliary
data-flow
functions
in
various
compatibility
Selection
be
used
to
certain)
indicators
is
made
or
auxiliary-storage
rotary
and
(Figure
Display
"'TI
-i
~
~
3).
and
restart
against
Storage
or
the
display
address
address
address
is
to
be
storage,
register.
provided
sections
have
functions
features.
Dial
display
system
on
to
display
switch system
Selector
Store
Selection
address
the
contents
Data
Register
ROS
address
address
operations.
address
for a manual
(I/O
from
to
be
loaded),
loaded
or
by
these
unique
information
registers
the
console.
from
labeled E is
control
switch
Operations
Switch
to
for
device
which
into
into
eight
of
this
that
or
location.
points
be
of
regis-
manual
or
a
main
a
to
In
store
used
is
9
OPERATION
Four
rotary
any
of
several
these
controls
Customer
useful
light
the
Process
Rate
The control
to
the
is
on
Switch
three
are:
Engineer,
if
modes
Instruction
When
the
Rate
plete
instruction interruptions) is
pressed. the A-and next
instruction.
identical
is
pressed.
I/O pleted is
pressed next
to
If
an
input/output
instruction
before
instruction
CONTROLS
control
modes
are
normally
programmer
these
four
position.
of
Step
(INSN
switch
(including
is
executed
After
the
B-registers
The
the
stop
and
all
the
final
again
during
is
processed.
switches
of
system
certain
and
switches
operation
STE
P)
is
in
this
each
instruction
contain
stop
that
that
occurs
instruction
associated
stop
occurs.
the
are
provided
operation.
used
only
of
their
operator.
are
provided
Position
position,
all
pending
time
has
the
then
when
is
chaining
chaining
to
by
the
functions
The
not
all
by
this
one
unmasked
the
Start
been
address
occurs
the
Stop
executed,
If
the
start
operation,
allow
Althougb
IBM
are
Test
set
to
com-
key
executed,
of
the
is
key
the
is
com-
key
the
Diagnostic
In
this
under
Disable
When
errors otherwise that
certain
is,
automatic
addressing
be
accessed.
problem
Process
This
for
problem-program check is
automatically contents gram and
originates a machine
to
the Form
Position
mode,
control
Position
the
system
are
logged
the
is
program
Position
position
occurs,
of
the
status
IBM
System/360
A22-6821).
system of a
failure
system
correction
not
of
word
special
is
operated
(in
associated
errors
provided;
Results
in
this
the
Check
the
malfunction
initiated.
machine
in
fixed
control
in
microprogram.
in
is
ignored.
cannot
of
read-only
and
obtained
mode
Control
processing.
trap
This
check
register
main-storage
check
Principles
case
of
an
this
mode,
check
Note,
be
ignored;
circuitry),
however,
storage
the
wrong
while
processing
may
be
wrong.
switch
When a microprogram
routine
stores
and
locations
interruption
of
Operation,
error
parity
word
is
used
parity
the
(refer
is
but
that
will
a
the
pro-
Process
This program
Position
position
processing.
Single-Cycle
When
the
Rate advances is
pressed.
is
used
Check
The reaction I/O as
follows:
only
for
Control
setting
when
channels.
of
the
Rate
Position
switch
one
ROS
Data
overruns
input/output
Switch
of
this
switch
an
error
Several
switch
is
in
this
cycle
may
operations.
determines
is
detected
courses
is
position,
each
occur
of
used
time
the
in
the
action
the
if
for
the
this
are
normal
system
Start
mode
system CPU
allowed
or
key
Stop
Position
Detection
of a parity unconditional check
masks.
system
Restart
When system the
1.
is
Position
an
error
response
Address
With
the
operated
Restart, a System micro-diagnostic executed, address and
an
instruction
CPU
clock
I/O
data
in
occurs
is
Compare
Address
the
instruction
specified
error
in
stop,
overruns
this
mode.
in
this
dependent
switch
Compare
Reset
and
clear-UCW
by
switches
cycle
this
mode
regardless
may
mode,
upon
as
follows:
switch
is
initiated,
counter
F,
is
started.
occur
the
the
set
routines is G,
causes
of
resultant
setting
to
the
set
to
H,
and
an machine­if
the
of
SAR
basic
are the
J,
10
2.
With Restart the floating-point, address F,
G, H,
is
initiated storage, Compare
3.
\Vith Restart that initiated.
4.
With position, H, an
I-cycle
Address
This
switch circuit Address Address when
an
is
in
any read-only switches
the
main-storage positions as
follows:
the
Address
or
circuitry
register and
depending
the
Address
Without
of ROAR
the
Address
the
and J is
Compare
determines
is
connected Register Register
address
position
storage
A,
B,
and
ROAR
registers
or
J,
and
(with
sWitch).
Restart
address
placed
is
started.
Switch
(ROAR) (SAR) ,
match
that
address
C,
and
address
the
associated
Compare Restart
UCWs)
is
set
the
or
without
on
switch
Storage
(not
general-purpose,
are
as
specified
resulting
affecting
the
setting
Compare switch
Reset,
operation
except
Compare
that
switch
specified
in
the
instruction
to
whether
the
and
the
Read-Only
or
to
the
the
occurs.
contains
the
register
D;
other
positions
register.
system
set
to
ROAR
Bypass
reset,
the
by
switches
position,
ROS
microprogram
main
of
the
Address
set
to
ROAR
is
identical
no
reset
is
set
to
any
by
switches
F,
counter
CPU
match
Storage
Main-Storage
system! s reaction
\Vhen
the
switch
term
ROAR,
is
compared
The
responses
apply
switch
the
to
are
to
other
G,
and
to
Early
ROAR
With
this
contents
by
switches
the
CPU
ROS
cycle)
cators
to
and one and
ROAR ROAR
ROAR
These
the
D. at
D.
display
ROS
The
the
Restart Restart Restart
three of a match B,
C,
and D causes specified are
the
general-purpose
or
the
UCW
For
before
the
For
is
identical
to
operate;
essing
In
cannot
the function that
no
reset
Stop
setting,
of
the
ROAR
A,
B, C,
clock
is
and
the
the
word-address
ROS
address
Without Storage
settings
between
by
switches
flag
bytes
ROAR
Restart,
ROAR
ROAR
Restart
except
hence,
be
ROAR
is
the
is
Restart
same
performed.
Position
processing
match
and
turned
off
system
address
word
djsplayed,
specified
Reset, Bypass
are
a ROAR
the
ROAR
F,
or
reset.
CPU
is
reset.
Storage
that
main
normal
done
in
as
with
proceeds
the
address
D.
When
the
(at
the
end
stops.
of
set
the
in
switches
The
ROS
however,
in
switches
and
Positions
similar
G, H,
in
address
to
be
and
that
and
reset
J.
floating-point
registers
Bypass,
storage
is
problem-program
this
mode.
without
Reset
ROAR
Restart
until
specified
match
of
the
ROAR
word
just
A,
A,
B, C,
the
switches
to
In
no
registers,
are
reset
the
function
not
permitted
position,
except
the
occurs,
current
indi-
prior
B,
C,
is
the
occurrence
A,
the
value
case
proc-
the
Process
This
Position
position
processing.
ROAR SYNC
This
position Engineering by
switches
of
the
read-only
register)
ROAR
With the
fied
occurs,
the
.
Stop
this
setting,
contents
by
switches
the
ROS
cycle
is
used
for
Position
provides a sync
purposes)
A,
B,
when
C,
and D matches
storage
Position
system
of
the
ROAR
A,
B,
C,
CPU
clock
is
in
progress)
normal
pulse
the
address
operation
match
and
D.
turned
and
the
problem-program
(for
Field
address
register
the
off
the
proceeds address
When
(at
the
system
specified
contents
(WX
until
speci-
this
match
end
stops.
of
SAR
Restart
When a is
forced
and
clear-UCW
specified
the
instruction
started.
SAR
Stop
When a
C,
and D occurs stopped match
SAR
In A,
occurs.
Delayed
this
mode, a match
B, C,
Position
match
into
occurs
the
routines
by
switches
counter,
Position
match
between
at
the
end
Stop
and D causes
in
ROAR.
F,
the
in
this
of
the
Position
between
this
mode, a fixed
The
are
performed,
G, H,
and
an
SAR
mode,
write
the
CPU
basic
micro-diagnostic
and J is
instruction
and
switches
the
CPU
cycle
in
the
SAR
clock
to
address
the
loaded
cycle
clock
which
and
stop
address
into
is
A,
B,
is
the
switches
at
the
11
conclusion a
match
before
ROS
This
ROS
This (scan
Inhibit
In
this fashion by
the
Process
This
occurs.
the
Control
switch
Scan
Position
mode
ROS
CF
Stop
mode,
except
CF
field)
Position
position
of
execution
clock
Switch
is
is
used
or
read/write
processing
is
PUSH BUTTONS
Several the initiate button switch
push
operator
system
describes
is
operated.
button
to
All
pending
stops.
primarily
when
Position
that
microprogram
are
ignored.
used
for
switches
perform
functions.
the
resulting
of
the
for
certain
storage)
occurs
normal
manual
The
instruction
interruptions
Field
Engineering
diagnostic
are
run.
in
the
stops
program
are
provided
operations
title
given
function
when
in
which
are
taken
use.
tests
normal
(determined
processing.
to
allow
or
to
to
each
the
restart, system altered Word
ROAR
This (WX H,
the
when
Reset the not
if
before
Selection
Reset
key
registers)
and
J.
CPU
the
If
the
function Basic initiated,
storages
Start
Key
If
the
Start
example,
processing
Machine
If
the function, the
Clear zeros. located
If
at processing Reset
Key
the
same
that
Key
is
used
The
clock
Start
ROAR
Test
that
are
not
key
after
continues
status
Start the
Basic
UCW
the
Start
address
starts.
sections.
current
mask
restart
section).
to
manually
from
ROAR
is
stopped;
key
is
Reset
but
before
and
Clear
is,
reset
is
pressed
the
Stop
is
unaffected.
key
is
Test
routine
key
0000
(See )
system
in
local
(see
the
contents
Reset
its
pressed.
key
is
the
UCW
the
UCW
to
zeros.
after a normal
key
as
if
no
pressed
routine
resets
is
operated
is
loaded
Start
mask
storage
Current
alter
key
of
is
the
active
Program
switches
function
pressed
Start
Key
microprograms
flag
bytes
is
pressed),
stop
had
after a Start
is
performed,
all
UC\V
again,
into
Reset
Key
controls
has
not
been
Status
ROAR
address
F,
only
when
is
initiated
after a System
is
pressed,
are
in
the
MPX
stop
(for
instruction
occurred.
Reset
and
flag
bytes
the
PSW
circuitry,
and
ROAR
the
G,
to
and
Power-On Power-Off Emergency
These
controls
Control
System
Panel
Reset
Pressing
ters
(except registers and
all
I/o
the
I/O
units). pressed the
after
Basic initiated. times, during
so
this
Also, the
current
12
Key,
Key,
Pull
are
section.
Key
this
key
the
in
local
units
In
operation
Test
and
(The
Basic
disregard
time.)
when
the
system
and Switch
discussed
resets
the
CPU
general-purpose
storage),
(including
addition,
UCW
the
See
System
mask
of
Reset
Test
various
the
the
all
when
the
routine
ROAR Reset
is
reset.
in
the
Operator's
clock,
and
controls
sense
the
System
all
floating-point
in
and
status
Start
Reset
microprograms
is
looped
error
indicators
Reset
Key
key
is
operated,
However,
regis-
the
CPU,
key
is
key,
128
section.
upon
for
are
Set
IC
Key
This
key Counter F,
G,
H,
clock
is
IC
key
is
is
displayed system are
stops.
completed
Processing
when
the
If
the function, entered
Check
This The clock
from
Reset
key
Check
running
is
used
(IC)
address
and
J,
stopped
pressed,
in
begins
Start
Set
IC
the
instruction
switches
Key
resets
Reset
or
to
manually
from
and
is
(Manual
the
altered
the B-and
Any
outstanding
before
key
key
this
at
the
is
pressed.
is
pressed
F,
all
machine-check
key
may
stopped).
alter
the
contents
active
light
only is
instruction
A-registers,
channel
microprogram
new
instruction
after a System
counter
G,
H,
be
used
the
when
on).
is and
logic
at
set
Instruction
of
switches
the
When
address
and
the
share
stop 0 ccurs.
address
to
the
J.
circuits.
any
time
CPU the
Set
cycles
Reset
address
(C
PU
Stop
Key
When
this
stopped
1.
state
The
pleted,
2.
All
pending
and
3.
Any
I/O
If
data completed System the until
light
1050) device-end
in a chain
Note
that
stroyed
and restarted address B-
of
and
A-registers.
When multiplexor request selector This
system
traps
channel
provision
operations
progress
Even
data
can
be
cycle
is
being
manual
store However, operated, store
key
cycle,
It
(in can
Interval
When this to is storage
the
is
advisable,
which
be
verified.
the
switch generate off,
the
timer
Timer
key
is
when:
instruction
interruptions
operation
or
command
before
stays
is
engaged
is
for
that
the
machine
the
program
(by
operation
the
next
the
system
channel
(microprogram
is
permits
has
been
though
these
stored
used
and
if
the
Store
the
data
is
operated
data
to
therefore,
data
is
manually
Switch
Interval
is
on,
program
interval
locations
pressed,
being
in
the
processed
progress
chaining
the
CPU
clock
on
as
long
in
an
I/O
accepted
I/O
device).
environment
that
of
the
instruction
is
in
the
is
allowed
allowed
input-terminal
even
though
manually
operations
or
displayed.
for a channel
display
is
be
circuits
or
Dis
stored
only
during a channel-operation
manually
to
stored)
(INT
Timer
the
feature
interval
interruptions.
timer
is
ignored
are
system
have
been
has
is
involved,
is
stopped.
as
any
operation;
for
the
last
was
in
progress
Start
key).
is
displayed
stopped
to
accept
branches),
to
accept
the
2030
interrupted.
are
At
operation,
are
play
key
or
displayed.
stored
display
so
TMR)
is
installed
timer
and
not
changed.
enters
has
serviced,
been
I/O
unit
command
is
state,
share-
data
and
program
in
progress,
the
instant
inactive.
is
held
is
not any that
is
allowed
If
the
the
the
been
com-
finished.
it
The
(except
that
is
not
de-
can
The
in
the
the
and
the
cycles.
multi-
the
If
the
stored.
location
storing
and
switch
main-
is
a
be
in
Store
Key
This
key
by
switches
selected
E).
If a
byte
is
both
the B-and stored See
the
When
(AS)
is D
specify stored. displayed
The operation. accessed,
Lamp
Test
Pressing
2030
console
system
program
will
be
Display
The
function
Store
key, altered. ters
that
can
be
displayed.
Main-storage locations storage D
to
the
The
Main
display
If
the
original
when
the
the
MSDR
If
the
ROS
Check
the
(Stop
the the
Control
system
key contents Start
causes
Hand J to
by
the
register
entered
in
all
the
Store
main
selected
the
The
data
in
both
CPU
clock
If
main
the
Key
this
key
to
operation
execution
slightly
Key
of
except
The
Display
do
not
are
displayed
area
deSired,
address
Storage
the
contents
value
program
can
be
control,
is
allowed
was
pressed
of
key
is
the
hexadecimal
Display
is
selected
into
that
A-registers.
registers
and
Display
storage
by
switch
address
into
byte
the B-and
must
or
auxiliary
Allow
Write
causes
turn
on.
and
can
if
desired.
dimmer
this
key
that
the
key
have
their
(MS)
and
and
of
the
Data
of
the
in
the
is
restarted,
restored
Rate,
switches
to
and
the M SDR
pressed
be
entered
Storage
by
switch
Selection
register
Information
selectable
Section.
(MS)
or
auxiliary
E,
switches
which
(from
switches
A-registers.
be
stopped
storage
light
must
all
indicator
This
test
be
performed
(The
than
during
is
similar accessed is
provided
own
console
auxiliary-storage
by
setting
switches
location
Register
to
(MSDR)
accessed
MSDR
will
record
after
the
Address
are
all
set
come
to a normal
the
manual
need
not
to
resume
byte
specified
into
the
area
dial
E,
the
and
displayed
by
switch
storage
A,
B,
the
data
byte
Hand
for
the
store
is
being
be
off.
lights
does
not
during
console
normal
to
that
of
location.
so
that
indicators
switch E to
A,
B,
C,
be
displayed.
is
used
storage
be
needed
this
display
Compare,
to
Process,
stop
light
be
restored
program
(switch
data
in
cannot
be
E.
C,
and
is
J)
is
on
the
affect
lamps
operation.
the is
not
regis-
(AS)
the and
to
location.
value
so
operation.
and
and
is
on),
before
operation.
)
13
II
P I
II
ILSA
I
1 P I 0
0
1
CN
1 2 3
CH
2
4
I
0 1 2 3
3 I
f
5 I
Cl
AQR
P
READ
ONLY STORAGE
I
LP
I
I
A
I
I
I
0
W
REGISTER
~ I ~
I
CA
1 2 3
4 2 1
8
4 5 6
I
I
I
7
CB
1
0
I
I
0 1 2
I
~
CM
X-REGISTER
8 4 2
I
0 1 2 3 4
I
CU
1 I A
I 0
2 3
I
i 1
1
I
1
5 6
I
CK
o 1
pi
4 2
I 8
I
CR
I
I P I
I
'I
CD
Figure
the (see are
(MSAR).
(see
played
Write involving registers. I-, A-register
4.
register
A A-register.
Figure
displayed
Figure
in
The
indicator
J-,
0 1
CC
Console
This
the
CPU
storage,
Note,
U-,
if
CD
2
3
I
I
~
flAGS
SLI
SKIP
Display
selected
When
8)
is
selected,
in
the
is
also
8).
(The A-register. clock
must
must
or
however,
or
V-registers
the
Allow
I
I
4
2 2
1
DATA
8 4 2
0 1 2 4
I
I
PCI
I
Indicators
by
switch E is
either
the I-or J register
both
the I-and
Main
Storage
true
for
the U-and
selected
be off
for
)
be
stopped
for
displays
that
can
Write
register
any
the
be
indicator
REGISTER
8
~
I
OP IN
set
OUT
(Part 1 of
displayed
Address
is
and
dis
play
of
the
contents
displayed
I
0
I
C
UNT
4
2 1 I P I 8
6 7 P 0
5
CHANNEL
4 2 1
6
5
ADR IN
ADR OUT
J-registers
Register
V-registers
also
dis-
the
Allow
operations
IJ
or
UV
of
in
is
on.
CF
1
NUMBER
7
TAGS
STAT IN
CMND OUT
2)
in
the
the
2
REGISTER
I
~
I
I
SfRV IN
SERV OUT
I
CG
1
0
I
4
2 2
1
ONE
KEY
4 2 1
8
1 2
0
SUP OUT
In
addition
by
the
read-only
displays
the
read/write
CPU
status
and
several
of
the
registers
to
display
described
publication.
CPU
Status
I
0
I
8
1
4
3
I
3
I!
I
IL
I
to
contents
storage
conditions,
check
the
contents
in
the
Indicators
I
CV
1
I 0
4
5 2 6
COMMAND
4
5
PROG
the
control
storage
of
address
conditions.
are
displayed,
Display,
I
CC
1
2
I A
1 7
I
2
6
i I
CHECKS
PROT
CHNL DATA
information
display,
certain
the
data
register, a number
the
multiplexor
Although
provision
of
all
CPU
registers
and
Store
CS
o 1
CHNl
INT
CTRL
FACE
provided
2030
registers,
channel
only
is
section
I
2
3 I
I
I
console
some made as
of
this
the
of
tags,
DISPLAYS
Several information, indicator
signal its position 0, grouped values
with parity
indicators
shows
line.
associated
of a
1,
2;
3,
to
are
many
of
bit
for
are
provided
data
bytes,
the
binary
When a latch
lamp
is
lighted.
bit
in a field
etc,
are
lighted; form a numeric lighted
(8,4,2,1).
the
console
the
information.
and
system
condition
is
set,
is
important,
but
digit,
The P lamps
displays
to
display
status.
of a latch
or a signal
In
cases
where
the
binary
represent
14
control
where
the
bits
Each
or
is
on,
the
numerals
are
bit
associated
the
The
CPU
status signal any meanings
EX.
execution
the
time.
This
actual
These
are:
lampturns
(that
is,
branch-on-interrupt
instruction word, is
programmed cution pressed),
the
CPU
the
(for
clock
word
EX
latch
to
example,
the
EX
is
indicators
operating
indicators
on
at
whenever
occurs).
immediately
is
reset.
stop
at
if
the
lamp
remains
restarted.
(Figure status
and
the
the
the
end
stop
4,
of
the
their
end
of
each
micro-
In
the
following
Note
that
of
instruction
button
on.
It
Part 2 of
CPU
2)
at
corresponding
instruction
instruction
micro-
the
interrupt
if
the
system
exe-
has
been
turns
off
when
I
P P
P
P P
CD CC
OP IN
I
~
MAIN
I 8
I
~
I
I
flAGS
Sli
SKIP
MPX
ADR
STAT
IN IN
2
4
1 2
STORAGE
4 2
B-REGISTER I
4 2
2
1
CHANNEl
SERV IN
8 4 2 1
~
I
4
5
DATA
REGISTER
8
I 8
4 2
4 2
5
d
1
3 4
SEl OUT
P P
PCI
DATA
4 2
8
I
1
0
I
OP
IN
SEL
I
OUT
TAGS
ADR
OUT
7
6
I
I AlU
1
I
1
7
6
I
CHANNEL
REGISTER
, 8
1
3 4
2
ADR
IN ADR
OUT
SERV
CMND
OUT
OUT
MAIN STORAGE ADDRESS
P P
P P 0
I
~
I 8
8
I
4
1
4 2
4
1
NUMBER
4 2
5 6
TAGS
STAT IN IN
CMND OUT
SUP OUT
2
; I
2
OUTPUT
1
A-REGISTER
2
1
3 4
2
I
I
18
18
I
~
I
SERV
SERV OUT
8
4
TWO
P I 8
P 0 1
REGISTER
4 2
6 7
5
4
2 1
4
2
5
6
KEY
4
I
SUP OUT
I
MPX
(~HANNEL
P 8 P 0 1
1
I
1
7
I COMMAND I
1
2 2
4 2
MAIN STOR
AUX STOR
3 4
EX
1050 INTV
MPX CHNL
I
IL
2
CPU
8 4 2 1
PROG
BUS
1
3
STATUS
MATCH
SEL CHNL
CHECKS
PROT
RECiISTER
1050 REQ
COMP MODE
7
CHNL CHNL
DATA
6 7
STOR ADR
B A
REG
ROS ROS ADR SALS
5 6
- OUT
8 4 2 1
4 5
~~~~
I
INT FACE
CTRL
CPU CHECKS
STOR DATA
REG
ALU
CTRL REG
Figure
Match. of
an
exclusive
4.
Some
indicator in
switches
of
either
the
or
the
Read-Only
The
position mines well
Allow is read
which
as
the
Write.
on,
main
operation,
operation.
play
and
store
storage
are
1050 INTV. addressed
intervention
light
is
turned
at
the
time
1050 INTV
Console
modes
OR
turns
on
A,
B,
Main
of
the
of
these
system
Whenever
or
auxiliary
but
When
operations
not
possible.
This
IBM 1050
(out
of
on
the
intervention
light
is
Display
of
match
whenever
C, Storage Storage
Indicators
operation
circuit.
the
and D matches
Address Address
address-compare
registers
res
panse
to a match.
the
allow-write
storage
not
the
corresponding
this
indicator
of
main
indicator
system
cards,
only
if
the
is
device
out
device
became
turned
off
when
require
compare
is
monitored,
has
is
on,
or
turned
of
forms,
the
(Part
the
The
match
address
the
contents Register Register
switch
indicator
completed
write
manual
auxiliary
on
when
requires
etc).
was
in
run
necessary.
unit
has
2 of 2)
use
(MSAR) (ROAR).
deter-
as
a
dis-
an
manual
The
mode
The
been
made
ready
by
the
2030
1050
REQ.
operator
is
reset
presses
when
attachment
MPX
CHNL. request on. share
SEL
selector (such
CaMP in is
is
This
light
cycle.
CHNL.
channel
as
for a selector-channel
MODE. compatibility turned
on
W-register
position--see
~
when
that
unit
System
This
and
Reset
light
the
attention
accepted
or
turns
request
status
into
on
Whenever a multiplexor
recognized
turns
This
at
the
by
off
lamp
is
using
Whenever
mode,
this
same
the
at
is
lighted
the
the
time
CPU,
the
light
read-only-storage
Part
1 of
Figure
is
re-addressed,
Load
keys.
whenever
key
on
the
is
recognized
the
unit
this
completion
whenever
read-only
chaining
system
is
on.
as
the
W3
display
4).
the
1052.
status
channel
light
of
storage
operation).
is
operating This lamp
bit-3
or
It
by
the
register.
share turns the
either
lamp
(the
position
15
Loading...
+ 33 hidden pages