![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg1.png)
Gowin UART Master and Slave IP
![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg2.png)
Copyright©2019 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.
No part of this document may be reproduced or transmitted in any form or by any denotes,
electronic, mechanical, photocopying, recording or otherwise, without the prior written
consent of GOWINSEMI.
Disclaimer
GOWINSEMI®, LittleBee
®
, Arora™, and the GOWINSEMI logos are trademarks of
GOWINSEMI and are registered in China, the U.S. Patent and Trademark Office and other
countries. All other words and logos identified as trademarks or service marks are the
property of their respective holders, as described at www.gowinsemi.com.cn. GOWINSEMI
assumes no liability and provides no warranty (either expressed or implied) and is not
responsible for any damage incurred to your hardware, software, data, or property resulting
from usage of the materials or intellectual property except as outlined in the GOWINSEMI
Terms and Conditions of Sale. All information in this document should be treated as
preliminary. GOWINSEMI may make changes to this document at any time without prior
notice. Anyone relying on this documentation should contact GOWINSEMI for the current
documentation and errata.
![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg3.png)
Revision
Initial version published.
Supported products updated.
Changed AXI interface to SRAM interface.
Interface configuration added.
UART Master released as an IP; UART Slave released as
an open source reference design.
![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg4.png)
Contents
Contents
Contents ................................................................................................................ i
List of Figures ..................................................................................................... iii
List of Tables ................................ ................................ ................................ ...... iv
1 About This Manual ........................................................................................... 1
1.1 Manual Content .................................................................................................................. 1
1.2 Applicable Products ............................................................................................................ 1
1.3 Related Documents ............................................................................................................ 1
1.4 Terms and Abbreviations .................................................................................................... 1
1.5 Technical Support and Feedback ....................................................................................... 2
2 Function Introduction ...................................................................................... 3
2.1 Overview ............................................................................................................................. 3
2.2 Features .............................................................................................................................. 3
2.2.1 Gowin UART Master IP ................................................................................................... 3
2.2.2 Gowin UART Slave IP ..................................................................................................... 3
3 Signal Definition .............................................................................................. 4
3.1 Gowin UART Master IP ...................................................................................................... 4
3.1.1 SRAM Interface Signal .................................................................................................... 4
3.1.2 UART Side Signal ............................................................................................................ 4
3.2 Gowin UART Slave IP ........................................................................................................ 5
4 Working Principle ............................................................................................ 6
4.1 System Diagram ................................................................................................................. 6
4.2 Gowin UART Master IP Register ........................................................................................ 6
4.2.1 Receive Buffer Register (RBR) ........................................................................................ 7
4.2.2 Transmit Holding Register (THR) .................................................................................... 7
4.2.3 Interrupt Enable Register (IER) ....................................................................................... 7
4.2.4 Interrupt Identification Register (IIR)................................................................................ 8
4.2.5 Line Control Register (LCR) ............................................................................................ 9
4.2.6 Modem Control Register (MCR) ...................................................................................... 9
4.2.7 Line Status Register (LSR) ............................................................................................ 10
4.2.8 Modem Status Register (MSR) ...................................................................................... 11
4.3 Gowin UART Slave Implementation ................................................................................. 12
5 Interface Configuration ................................................................................. 13
5.1 UART MASTER IP Core Interface .................................................................................... 13
5.2 UART SLAVE IP Core Interface ....................................................................................... 14
![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg5.png)
6 Reference Design .......................................................................................... 15
![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg6.png)
List of Figures
List of Figures
Figure 4-1 System Diagram ............................................................................................................... 6
Figure 4-2 Receive Buffer Register .................................................................................................... 7
Figure 4-3 Transmit Holding Register ................................................................................................ 7
Figure 4-4 Interrupt Enable Register.................................................................................................. 8
Figure 4-5 Interrupt Identification Register ........................................................................................ 8
Figure 4-6 Line Control Register ........................................................................................................ 9
Figure 4-7 Modem Control Register................................................................................................... 9
Figure 4-8 Line Status Register ......................................................................................................... 10
Figure 4-9 Modem Status Register .................................................................................................... 11
Figure 4-10 UART Slave Implementation Block Diagram .................................................................. 12
Figure 5-1 UART MASTER Configuration Interface .......................................................................... 13
Figure 5-2 UART SLAVE Configuration Interface .............................................................................. 14
![](/html/ab/ab06/ab06568dc45f9b6fe76c4924f79afd65461e9e27b94f784455a0ae4c9937bfb3/bg7.png)
List of Tables
List of Tables
Table 1-1 Terms and Abbreviations .................................................................................................... 1
Table3-1 SRAM Interface Signal Definition ........................................................................................ 4
Table3-2 UART Side Signal Definition ............................................................................................... 4
Table3-3 UART Slave Signal Definition ............................................................................................. 5
Table4-1 Gowin UART Master IP Register ........................................................................................ 7
Table4-2 Receive Buffer Register Bit Definition ................................................................................. 7
Table4-3 Transmit Holding Register Bit Definitions ............................................................................ 7
Table4-4 Interrupt Enable Register Bit Definition ............................................................................... 8
Table4-5 Interrupt Identification Register Bit Definition ...................................................................... 8
Table4-6 Line Control Register .......................................................................................................... 9
Table4-7 Modem Control Register ..................................................................................................... 9
Table4-8 Line Status Register ............................................................................................................ 10
Table4-9 Modem Status Register....................................................................................................... 11