Gigabyte GA-XM1 MRHM7AP-10R Schematics
Gigabyte Confidential
Do not Copy
5
4
3
2
1
Model Name:MRHM7AP-LF
SHEET TITLE
01
D D
02
03
04
05
06
07
08
09
C C
10
11
12
13
14
COVER SHEET
BOM & PCB MODIFY HISTORY
BLOCK DIAGRAM
PWRGD&RESET MAP
POWER DELIVERY CHART
CPU_1-PCIE_DMI_FDI_eDP
CPU_2-MEM Controller
DDRIII CHANNEL A,B
CPU_3-PWR
CPU_4-GND
HDMI,mDP
NM70_FDI, DMI,USB,PCI
NM70_DISPLAY,GPIO
NM70_HOST,SATA,HDA,SPI
Revision 1.0
SHEET TITLE
28
29
30
31
32
33
15
16
17
B B
18
19
20
21
22
23
24
25
A A
26
27
NM70_CLK BUFFER,PCIE
NM70_PWR
NM70_GND
SIO ITE8773 , FAN,FP
AUDIO CODEC ALC887
AUDIO JACK
RTL8111E-CG/RTL8105E-H
LINNER POWER-1
DISCRETE POWER
AD19V & VCC5 & VCC3
VCORE & VCPU_VAXG NCP6131
5
4
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
3
2
Date: Sheet of
Cover Sheet
Cover Sheet
Cover Sheet
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
1.0
1.0
1 25Tuesday, March 26, 2013
1 25Tuesday, March 26, 2013
1 25Tuesday, March 26, 2013
1.0
Gigabyte Confidential
Do not Copy
5
4
3
2
1
Model Name: MRHM7AP-LF
Revision 0.1
Circuit or PCB layout change
DATE Change Item Reason
D D
Component value change history
2012/07/31
Data Change Item Reason
C C
B B
A A
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet of
BOM & PCB MODIFY HISTORY
BOM & PCB MODIFY HISTORY
BOM & PCB MODIFY HISTORY
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
2 25Tuesday, March 26, 2013
2 25Tuesday, March 26, 2013
2 25Tuesday, March 26, 2013
1.0
1.0
1.0
Gigabyte Confidential
Do not Copy
5
www.vinaļ¬x.com
BLOCK DIAGRAM
4
3
2
1
D D
SANDY BRIGDE I3/15/I7/CELERON
CHANNEL A
DDRIII SO-DIMM X 1
Page 8
DUAL CORE CPU
BGA1023
17W
Page 6~10
FDI
HDMI,MIN DP
C C
Page 11
Display
PCIE-1 gen2
DMI
VRD12
DDRIII BUS
SATA III / II
RTL8111E 1Gb LAN
Page 19
PANTHER POINT
PCIE
HM70
BGA989
Page 12~17
SPI BUS
LPC BUS
CHANNEL B
DDRIII SO-DIMM X 1
Page 8
mSATAIIX1
Page 20
min PCIE
Page 20
BIOS
Page 14
B B
USB30 PORTS 0,1
Page 21
A A
5
USB 2.0
4
LPC I/O ITE8773
Page 18
FRONT PANEL /CPU FAN
Page 18
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet of
Date: Sheet of
3
2
Date: Sheet of
GIGABYTE TECHNOLOGIES , INC.
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
3 25Tuesday, March 26, 2013
3 25Tuesday, March 26, 2013
3 25Tuesday, March 26, 2013
1.0
1.0
1.0
Gigabyte Confidential
Do not Copy
5
4
3
2
1
Huron River Power Up Sequence Diagram
D D
FRONT
PS_ON_SW#
PWR
Button
C C
B B
P_3V3_AUX
P_3V3_AUX
P_3V3_AUX
A A
P_3V3_AUX
PANEL
5AC
FP_PWR_BTN_R_N
SLP_S3
Switch
+V5A
+V3.3A
+V1.5 +V1.5S
+V5A
+V3.3A
5VSB
7
+VBAT
2
SYSTEM VR
3
P_1V8_AUX VR
P_1V8 VR
P_1V5_AUX VR
P_0V75_AUX VR
P_1V0_AUX VR
PM_SLP_S3#
VDDQSNS 0/X
P_3V3_AUX
+V1.05S
+V5S
+V3.3S
6c
RSMRST#_PWRGD
VR_P1V5_AUX_FB_R
P_1V5_AUX
4.7K
1.8S LDO
7a
0/X PASSTHRUIN1
0
0
+V1.8S
+V5S
PWRGD
+V3.3S
Comparator
+V1.5S
+V19
6b
SLP_S4#
7
SLP_S3#
6c
+V0.75
7
DDR VR
7
PGOOD
PGOOD
+V1.05S
PCH_PWRBTN#
+V1.5
DDRQ_VR_PWRGD
+V0.75
TERM_VR_PWRGD
PWRGD
Comparator
SIO_PWRBINn
8
PGOOD
GPIO7
PASSTHRUIN0
PM_SYS_PWRGD
+V1.8S_PWRGD
+V1.05S_PWRGD
8
Pilot3
PASSTHRUOUT0
PASSTHRUOUT1
SIO_PWRBTOUTn
SVID
16
ALL_SYS_PWRGD
13
SIO_SLP_S3_N
SIO_SLP_S5_N
PM_SLP_S3#
+V1.05S_CPU
10
PGOOD
EN
+0.85S VR
PGOOD
SVID
IMVP 7
VR
PGD_IN
CPU & GPU
VCORE
SIO_PWRBTOUT_N
FM_SLPS3_N
FM_SLPS4_N
To VRs and
Switches
10
+V1.05S_CPU
11
+V0.85S
12
ALL_SYS_PWRGD
DELAY_VR_PWRGOOD
+VCC_VCORE
+VCC_GFXCORE
GTVR_PWRGOOD
0
PM_PWRBTN#
PM_RSMRST#
SLP_S5, SLP_S4, SLP_S3,
6a 6b 6c
99ms minimum de lay
17
PCH_PWROK
13
VCC3P3_S
10K/X
0/X PWR_BTN_N#
5c
PWRBTN#
5b
RSMRST#
APWROK
PCH_PWROK
14
18
SVID
16
SVID
PCH
SYS_PWROK
DRAMPWRGDVDDPWRGD
15
CPU
PLTRST#
PROCPWRGD
3.3V to
1.05V
Buffer
19
20
RESET#
UNCOREPWRGOOD
CPURST#
P_3V3_AUX
P_1V8_AUX VR
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet of
PWRGD&RESET MAP
PWRGD&RESET MAP
PWRGD&RESET MAP
Custom
Custom
Custom
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1.0
1.0
4 25Tuesday, March 26, 2013
4 25Tuesday, March 26, 2013
4 25Tuesday, March 26, 2013
1
1.0
5
4
3
2
1
+19V_VCC_CORE
0.58A
+19V_PVCC_CPU
1.73A
D D
VBATA
6.04A
+19V_+12VFUSE
1.12A 1.51A
+19V_+12VFUSE
?A 4A
+19V_VCC3P3_A
0.68A
Adapter in
C C
+19V_VCC5_A
1.61A
B B
+19V_VCC1P5
0.42A
+19V_VCCPFUSE
0.5A 7.31A
A A
NCP6131
NCP6131
APW7313
OCP: 3A
NCP1579
APW7313
OCP: 3A
NCP1579
NCP1579
NCP5212A
7.29A
21.88A
0.85
VCC12_S
VCC12_S
VCC3P3_A
1.17A
VCC5_A
5.19A
VCC1P5
4.5A
VCCP1P05_S
1A 1A
1A
1A
0.24A 0.96A
0.21A
APL3518
APL3518
APL3518
MOS
APW7153
APW7153
APW7153
RT9199
1A
1A
0.9A0.9A
0.13A0.06A
0.56A
0.2A0.2A
4.31A
3A 4.5A (CRB)
APL5916
APL78L05
1.17A 1.17A
P3202CMG
0.05A0.05A
APL5916
0.4A
0.78A 0.78A
NCT3720S
0.11A
RT9199
6.28A
0.11A
4.5A
CPU_VAXG
VCORE
AVDD
VCC12_S
+VCC12_S_HDD
VCC3P3_S
VCC1P8_S
USB_POWER1
USB_POWER2
USB_POWER_F
VCC5_S
P_1V8_AUX
P_1V0_AUX
P_1V5_AUX
P_0V75_AUX_DDR3_BMC
VCC1P5_S
VCC1P05_S
VCC0P75_S
VCCP1P05_S
VCC0P85_S
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet of
POWER DELIVERY CHART
POWER DELIVERY CHART
POWER DELIVERY CHART
B
B
B
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
1.0
1.0
1.0
5 25Tuesday, March 26, 2013
5 25Tuesday, March 26, 2013
5 25Tuesday, March 26, 2013
Gigabyte Confidential
Do not Copy
5
4
3
2
1
Sandy Bridge 2C BGA Processor (DMI,DP,PEG,FDI)
Please don't reversal DMI and FDI lane.
CPU1A
D D
C C
FDI_FSYNC0[12]
FDI_FSYNC1[12]
FDI_INT[12]
FDI_LSYNC0[12]
FDI_LSYNC1[12]
CPU_VTT
B B
FDI_TXP[0..7]
FDI_TXN[0..7]
DMI_0TXN[12]
DMI_1TXN[12]
DMI_2TXN[12]
DMI_3TXN[12]
DMI_0TXP[12]
DMI_1TXP[12]
DMI_2TXP[12]
DMI_3TXP[12]
DMI_0RXN[12]
DMI_1RXN[12]
DMI_2RXN[12]
DMI_3RXN[12]
DMI_0RXP[12]
DMI_1RXP[12]
DMI_2RXP[12]
DMI_3RXP[12]
R13 24.9/4/1
R39 8.2K/4
eDP Compensation
DMI_0TXN
DMI_1TXN
DMI_2TXN
DMI_3TXN
DMI_0TXP
DMI_1TXP
DMI_2TXP
DMI_3TXP
DMI_0RXN
DMI_1RXN
DMI_2RXN
DMI_3RXN
DMI_0RXP
DMI_1RXP
DMI_2RXP
DMI_3RXP
FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7
FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7
DP_COMP
FDI_TXP[0..7] [12]
FDI_TXN[0..7] [12]
M2
DMI_RX#[0]
P6
DMI_RX#[1]
P1
DMI_RX#[2]
P10
DMI_RX#[3]
N3
DMI_RX[0]
P7
DMI_RX[1]
P3
DMI_RX[2]
P11
DMI_RX[3]
K1
DMI_TX#[0]
M8
DMI_TX#[1]
N4
DMI_TX#[2]
R2
DMI_TX#[3]
K3
DMI_TX[0]
M7
DMI_TX[1]
P4
DMI_TX[2]
T3
DMI_TX[3]
U7
FDI0_TX#[0]
W11
FDI0_TX#[1]
W1
FDI0_TX#[2]
AA6
FDI0_TX#[3]
W6
FDI1_TX#[0]
V4
FDI1_TX#[1]
Y2
FDI1_TX#[2]
AC9
FDI1_TX#[3]
U6
FDI0_TX[0]
W10
FDI0_TX[1]
W3
FDI0_TX[2]
AA7
FDI0_TX[3]
W7
FDI1_TX[0]
T4
FDI1_TX[1]
AA3
FDI1_TX[2]
AC8
FDI1_TX[3]
AA11
FDI0_FSYNC
AC12
FDI1_FSYNC
U11
FDI_INT
AA10
FDI0_LSYNC
AG8
FDI1_LSYNC
AF3
eDP_COMPIO
AD2
eDP_ICOMPO
AG11
eDP_HPD
AG4
eDP_AUX#
AF4
eDP_AUX
AC3
eDP_TX#[0]
AC4
eDP_TX#[1]
AE11
eDP_TX#[2]
AE7
eDP_TX#[3]
AC1
eDP_TX[0]
AA4
eDP_TX[1]
AE10
eDP_TX[2]
AE6
eDP_TX[3]
QD5U/BGA1023/S/[10HB7-022000-20R_10HB7-022700-20R_10HB7-021900-20R_10HB7-021500-40R]
DMI
Intel(R) FDI
DP
PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO
PEG_RX#[0]
PEG_RX#[1]
PEG_RX#[2]
PEG_RX#[3]
PEG_RX#[4]
PEG_RX#[5]
PEG_RX#[6]
PEG_RX#[7]
PEG_RX#[8]
PEG_RX#[9]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
PEG_RX#[13]
PEG_RX#[14]
PEG_RX#[15]
PEG_RX[10]
PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[14]
PEG_RX[15]
PEG_TX#[0]
PEG_TX#[1]
PEG_TX#[2]
PEG_TX#[3]
PEG_TX#[4]
PEG_TX#[5]
PEG_TX#[6]
PEG_TX#[7]
PEG_TX#[8]
PEG_TX#[9]
PEG_TX#[10]
PEG_TX#[11]
PEG_TX#[12]
PEG_TX#[13]
PEG_TX#[14]
PCI EXPRESS -- GRAPHICS
PEG_TX#[15]
PEG_TX[10]
PEG_TX[11]
PEG_TX[12]
PEG_TX[13]
PEG_TX[14]
PEG_TX[15]
PEG_RX[0]
PEG_RX[1]
PEG_RX[2]
PEG_RX[3]
PEG_RX[4]
PEG_RX[5]
PEG_RX[6]
PEG_RX[7]
PEG_RX[8]
PEG_RX[9]
PEG_TX[0]
PEG_TX[1]
PEG_TX[2]
PEG_TX[3]
PEG_TX[4]
PEG_TX[5]
PEG_TX[6]
PEG_TX[7]
PEG_TX[8]
PEG_TX[9]
G3
G1
G4
H22
J21
B22
D21
A19
D17
B14
D13
A11
B10
G8
A8
B6
H8
E5
K7
K22
K19
C21
D19
C19
D16
C13
D12
C11
C9
F8
C8
C5
H6
F6
K6
G22
C23
D23
F21
H19
C17
K15
F17
F14
A15
J14
H13
M10
F10
D9
J4
F22
A23
D24
E21
G19
B18
K17
G17
E14
C15
K13
G13
K10
G10
D8
K4
PEG_COMP
PEG_ICOMPO
PEG_ICOMPO 12 mils
R1 24.9/4/1
CPU_VTT
PEG Compensation
PECI_SIO[18]
-PROCHOT[25]
-THRMTRIP[13]
CPU_VTT
R7 1K/4/1
R8 1K/4/1/X
CPUPWROK[13]
-PROCHOT
-THRMTRIP
BC1 1n/4/X7R/50V/K
DRAM_PW ROK[12]
BC6 22p/4/NPO/50V/J
Without S3 Power Reduction circuitry
Sandy Bridge 2C BGA Processor (CLK,MISC,JTAG)
-H_SNB[13]
PM_SYNC[12]
VCC3
CPUPWROK
-CPURST
R15
200/4/1
R16
100/4/1
R4 56/4/1
BC2
1n/4/X7R/50V/K
CPU1B
MISC THERMAL
F49
C57
C49
A48
C45
D45
SNB_IVB#
PROC_DETECT#
CATERR#
PECI
PROCHOT#
THERMTRIP#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
CLOCKS
SM_DRAMRST#
SM_RCOMP[0]
SM_RCOMP[1]
SM_RCOMP[2]
DDR3
MISC
PWR MANAGEMENT
C48
PM_SYNC
B46
UNCOREPWRGOOD
BE45
SM_DRAMPWROK
D44
RESET#
QD5U/BGA1023/S/[10HB7-022000-20R_10HB7-022700-20R_10HB7-021900-20R_10HB7-021500-40R]
1.1V
īīīīīīīī
Q39
1 6
-PFMRST[12,18]
R17 8.2K/4
2
3
-CPURST
NTJD4001N/SOT363/20pF/1.5OHM/[10IFA-1B4001-01R_10IFA-050043-00R]
JTAG & BPM
3VDUAL
R14
1K/4/1
5
4
BCLK
BCLK#
BCLK_ITP
BCLK_ITP#
PRDY#
PREQ#
TCK
TMS
TRST#
TDO
DBR#
BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
BPM#[4]
BPM#[5]
BPM#[6]
BPM#[7]
J3
H2
AG3
AG1
N59
N58
AT30
BF44
BE43
BG43
N53
N55
L56
L55
J58
M60
TDI
L59
K58
G58
E55
E59
G55
G59
H60
J59
J61
-DRAMRST
SM_RCOMP0
SM_RCOMP1
SM_RCOMP2
-TRST
TDO
-DBR
CPUCLK [15]
-CPUCLK [15]
DPLLCLK [15]
-DPLLCLK [15]
R2 1K/4/1
R3 140/4/1
R5 25.5/4/1
R6 200/4/1
- max length = 500 mils
- trace length = 15mils
R9 51/4/1
R10 51/4/1
R12 1K/4/1R11 10K/4/1
-DDR3_RST [8]
CPU_VTT
VCC3
A A
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet of
Sandy Bridge--DMI, FDI, eDP, PEG
Sandy Bridge--DMI, FDI, eDP, PEG
Sandy Bridge--DMI, FDI, eDP, PEG
Tuesday, March 26, 2013
Tuesday, March 26, 2013
Tuesday, March 26, 2013
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
6 25
6 25
6 25
1.0
1.0
1.0
5
Sandy Bridge 2C BGA Processor (DDR3)
4
3
2
1
CPU1C
AG6
MDA0
MDA1
MDA2
SBAA0
SBAA1
SBAA2
-SCASA
-SRASA
-SWEA
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63
D D
C C
B B
SBAA0[8]
SBAA1[8]
SBAA2[8]
-SCASA[8]
-SRASA[8]
-SWEA[8]
SA_DQ[0]
AJ6
SA_DQ[1]
AP11
SA_DQ[2]
AL6
SA_DQ[3]
AJ10
SA_DQ[4]
AJ8
SA_DQ[5]
AL8
SA_DQ[6]
AL7
SA_DQ[7]
AR11
SA_DQ[8]
AP6
SA_DQ[9]
AU6
SA_DQ[10]
AV9
SA_DQ[11]
AR6
SA_DQ[12]
AP8
SA_DQ[13]
AT13
SA_DQ[14]
AU13
SA_DQ[15]
BC7
SA_DQ[16]
BB7
SA_DQ[17]
BA13
SA_DQ[18]
BB11
SA_DQ[19]
BA7
SA_DQ[20]
BA9
SA_DQ[21]
BB9
SA_DQ[22]
AY13
SA_DQ[23]
AV14
SA_DQ[24]
AR14
SA_DQ[25]
AY17
SA_DQ[26]
AR19
SA_DQ[27]
BA14
SA_DQ[28]
AU14
SA_DQ[29]
BB14
SA_DQ[30]
BB17
SA_DQ[31]
BA45
SA_DQ[32]
AR43
SA_DQ[33]
AW48
SA_DQ[34]
BC48
SA_DQ[35]
BC45
SA_DQ[36]
AR45
SA_DQ[37]
AT48
SA_DQ[38]
AY48
SA_DQ[39]
BA49
SA_DQ[40]
AV49
SA_DQ[41]
BB51
SA_DQ[42]
AY53
SA_DQ[43]
BB49
SA_DQ[44]
AU49
SA_DQ[45]
BA53
SA_DQ[46]
BB55
SA_DQ[47]
BA55
SA_DQ[48]
AV56
SA_DQ[49]
AP50
SA_DQ[50]
AP53
SA_DQ[51]
AV54
SA_DQ[52]
AT54
SA_DQ[53]
AP56
SA_DQ[54]
AP52
SA_DQ[55]
AN57
SA_DQ[56]
AN53
SA_DQ[57]
AG56
SA_DQ[58]
AG53
SA_DQ[59]
AN55
SA_DQ[60]
AN52
SA_DQ[61]
AG55
SA_DQ[62]
AK56
SA_DQ[63]
BA19
SA_DQ[64]
AV19
SA_DQ[65]
AT21
SA_DQ[66]
BB21
SA_DQ[67]
BB19
SA_DQ[68]
AY21
SA_DQ[69]
BA22
SA_DQ[70]
AY22
SA_DQ[71]
BD37
SA_BS[0]
BF36
SA_BS[1]
BA28
SA_BS[2]
BE39
SA_CAS#
BD39
SA_RAS#
AT41
SA_WE#
QD5U/BGA1023/S/[10HB7-023100-00R_10HB7-022700-20R_10HB7-021900-30R]
CH-A CH-B
AU36
AV36
AY26
AT40
AU40
BB26
BB40
BC41
AY40
BA41
AL11
AR8
AV11
AT17
AV45
AY51
AT55
AK55
AU19
AJ11
AR10
AY11
AU17
AW45
AV51
AT56
AK54
AU21
BG35
BB34
BE35
BD35
AT34
AU34
BB32
AT32
AY32
AV32
BE37
BA30
BC30
AW41
AY28
AU26
DCLKA0
-DCLKA0
CKEA0
DCLKA1
-DCLKA1
CKEA1
-CSA0
-CSA1
MA0_ODT0
MA0_ODT1
SA_CLK[0]
SA_CLK#[0]
SA_CKE[0]
SA_CLK[1]
SA_CLK#[1]
SA_CKE[1]
SA_CS#[0]
SA_CS#[1]
SA_ODT[0]
SA_ODT[1]
SA_DQS#[0]
SA_DQS#[1]
SA_DQS#[2]
SA_DQS#[3]
SA_DQS#[4]
SA_DQS#[5]
SA_DQS#[6]
DDR SYSTEM MEMORY A
SA_DQS#[7]
SA_DQS#[8]
SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]
SA ECC Strobes(DQS8)
SA_DQS[8]
SA_MA[0]
SA_MA[1]
SA ECC Check Bits
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]
-DQSA0
-DQSA1
-DQSA2
-DQSA3
-DQSA4
-DQSA5
-DQSA6
-DQSA7
DQSA0
DQSA1
DQSA2
DQSA3
DQSA4
DQSA5
DQSA6
DQSA7
MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
DCLKA0 [8]
-DCLKA0 [8]
CKEA0 [8]
DCLKA1 [8]
-DCLKA1 [8]
CKEA1 [8]
-CSA0 [8]
-CSA1 [8]
SBAB0[8]
SBAB1[8]
SBAB2[8]
-SCASB[8]
-SRASB[8]
-SWEB[8]
MDB0
MDB1
MDB2
MDB3
MDB4
MDB5
MDB6
MDB7
MDB8
MDB9
MDB10
MDB11
MDB12
MDB13
MDB14
MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
MDB22
MDB23
MDB24
MDB25
MDB26
MDB27
MDB28
MDB29
MDB30
MDB31
MDB32
MDB33
MDB34
MDB35
MDB36
MDB37
MDB38
MDB39
MDB40
MDB41
MDB42
MDB43
MDB44
MDB45
MDB46
MDB47
MDB48
MDB49
MDB50
MDB51
MDB52
MDB53
MDB54
MDB55
MDB56
MDB57
MDB58
MDB59
MDB60
MDB61
MDB62
MDB63
SBAB0
SBAB1
SBAB2
-SCASB
-SRASB
-SWEB
CPU1D
AL4
SB_DQ[0]
AL1
SB_DQ[1]
AN3
SB_DQ[2]
AR4
SB_DQ[3]
AK4
SB_DQ[4]
AK3
SB_DQ[5]
AN4
SB_DQ[6]
AR1
SB_DQ[7]
AU4
SB_DQ[8]
AT2
SB_DQ[9]
AV4
SB_DQ[10]
BA4
SB_DQ[11]
AU3
SB_DQ[12]
AR3
SB_DQ[13]
AY2
SB_DQ[14]
BA3
SB_DQ[15]
BE9
SB_DQ[16]
BD9
SB_DQ[17]
BD13
SB_DQ[18]
BF12
SB_DQ[19]
BF8
SB_DQ[20]
BD10
SB_DQ[21]
BD14
SB_DQ[22]
BE13
SB_DQ[23]
BF16
SB_DQ[24]
BE17
SB_DQ[25]
BE18
SB_DQ[26]
BE21
SB_DQ[27]
BE14
SB_DQ[28]
BG14
SB_DQ[29]
BG18
SB_DQ[30]
BF19
SB_DQ[31]
BD50
SB_DQ[32]
BF48
SB_DQ[33]
BD53
SB_DQ[34]
BF52
SB_DQ[35]
BD49
SB_DQ[36]
BE49
SB_DQ[37]
BD54
SB_DQ[38]
BE53
SB_DQ[39]
BF56
SB_DQ[40]
BE57
SB_DQ[41]
BC59
SB_DQ[42]
AY60
SB_DQ[43]
BE54
SB_DQ[44]
BG54
SB_DQ[45]
BA58
SB_DQ[46]
AW59
SB_DQ[47]
AW58
SB_DQ[48]
AU58
SB_DQ[49]
AN61
SB_DQ[50]
AN59
SB_DQ[51]
AU59
SB_DQ[52]
AU61
SB_DQ[53]
AN58
SB_DQ[54]
AR58
SB_DQ[55]
AK58
SB_DQ[56]
AL58
SB_DQ[57]
AG58
SB_DQ[58]
AG59
SB_DQ[59]
AM60
SB_DQ[60]
AL59
SB_DQ[61]
AF61
SB_DQ[62]
AH60
SB_DQ[63]
BD21
SB_DQ[64]
BD22
SB_DQ[65]
BD25
SB_DQ[66]
BD26
SB_DQ[67]
BG22
SB_DQ[68]
BE22
SB_DQ[69]
BG26
SB_DQ[70]
BE26
SB_DQ[71]
BG39
SB_BS[0]
BD42
SB_BS[1]
AT22
SB_BS[2]
AV43
SB_CAS#
BF40
SB_RAS#
BD45
SB_WE#
QD5U/BGA1023/S/[10HB7-023100-00R_10HB7-022700-20R_10HB7-021900-30R]
SB ECC Check Bits
BA34
AY34
AR22
BA36
BB36
BF27
BE41
BE47
AT43
BG47
AL3
AV3
BG11
BD17
BG51
BA59
AT60
AK59
BF23
AM2
AV1
BE11
BD18
BE51
BA61
AR59
AK61
BE24
BF32
BE33
BD33
AU30
BD30
AV30
BG30
BD29
BE30
BE28
BD43
AT28
AV28
BD46
AT26
AU22
DCLKB0
-DCLKB0
CKEB0
DCLKB1
-DCLKB1
CKEB1
-CSB0
-CSB1
MB0_ODT0
MB0_ODT1
-DQSB0
-DQSB1
-DQSB2
-DQSB3
-DQSB4
-DQSB5
-DQSB6
-DQSB7
DQSB0
DQSB1
DQSB2
DQSB3
DQSB4
DQSB5
DQSB6
DQSB7
MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13
MAAB14
MAAB15
SB_CLK[0]
SB_CLK#[0]
SB_CKE[0]
SB_CLK[1]
SB_CLK#[1]
SB_CKE[1]
SB_CS#[0]
SB_CS#[1]
SB_ODT[0]
SB_ODT[1]
SB_DQS#[0]
SB_DQS#[1]
SB_DQS#[2]
SB_DQS#[3]
SB_DQS#[4]
SB_DQS#[5]
DDR SYSTEM MEMORY B
SB_DQS#[6]
SB_DQS#[7]
SB_DQS#[8]
SB_DQS[0]
SB_DQS[1]
SB_DQS[2]
SB_DQS[3]
SB_DQS[4]
SB_DQS[5]
SB_DQS[6]
SB_DQS[7]
SB ECC Strobes(DQS8)
SB_DQS[8]
SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]
DCLKB0 [8]
-DCLKB0 [8]
CKEB0 [8]
DCLKB1 [8]
-DCLKB1 [8]
CKEB1 [8]
-CSB0 [8]
-CSB1 [8]
A A
5
MAAA[0..15][8]
MDA[0..63][8]
DQSA[0..7][8]
-DQSA[0..7][8]
MA0_ODT[0..1][8]
MAAA[0..15]
MDA[0..63]
DQSA[0..7]
-DQSA[0..7]
MA0_ODT[0..1]
4
MAAB[0..15][8]
MDB[0..63][8]
DQSB[0..7][8]
-DQSB[0..7][8]
MB0_ODT[0..1][8]
3
MAAB[0..15]
MDB[0..63]
DQSB[0..7]
-DQSB[0..7]
MB0_ODT[0..1]
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet of
Tuesday, March 26, 2013
Tuesday, March 26, 2013
2
Tuesday, March 26, 2013
Sandy Bridge--Memory
Sandy Bridge--Memory
Sandy Bridge--Memory
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
7 25
7 25
7 25
1.0
1.0
1.0
Gigabyte Confidential
Do not Copy
8
7
6
5
4
3
2
1
-DDR3_RST [6,8]
100p/4/NPO/50V/J/X
DDR_15V
C401
0.1u/4/X7R/16V/K
DDR_15V
R18
1K/4/1
VREFDQB
R20
1K/4/1
DDR_15V
R21
1K/4/1
tracer min 10/10
VREFCA_B
R23
1K/4/1
MB0_ODT[0..1][7]
SMBCLK
SMBDATA
C3
DDRVTT Decouple
DDRVTT
C175 10u /6/X5R/6.3V/M
C14 1u/4/X5R/6.3V/K
C15 0.1u/4/X7R/16V/K
DDR15V Decoupling
DDR_15V
C16 1u/4/X5R/6.3V/K
C17 1u/4/X5R/6.3V/K
C18 1u/4/X5R/6.3V/K
C177 10u /6/X5R/6.3V/M
EMC
tracer min 10/10
R19 0/4/X
MB0_ODT[0..1]
-DQSB[0..8]
DQSB[0:8]
C4
100p/4/NPO/50V/J/X
M_VREF_DQB [10]
-DQSB[0..8] [7]
DQSB[0..8] [7]
1111 fix
SO_DIMM2
98
MAAA[0..15][7]
D D
DDR_15V
EMC
C400
0.1u/4/X7R/16V/K
DDR_15V
R22
1K/4/1
tracer min 10/10
VREFCA_A
R24
1K/4/1
C C
DDR_15V
R25
1K/4/1
tracer min 10/10
R26 0/4/X
VREFDQA
R27
1K/4/1
MA0_ODT[0..1]
-DQSA[0..8]
DQSA[0:8]
B B
MA0_ODT[0..1] [7]
-DQSA[0..7] [7]
DQSA[0..7] [7]
SMBCLK
SMBDATA
100p/4/NPO/50V/J/X
C11
C12
100p/4/NPO/50V/J/X
M_VREF_DQA [10]
DDR_15V
DDRVTT Decouple
DDRVTT
C174 10u /6/X5R/6.3V/M
C20 1u/4/X5R/6.3V/K
C21 0.1u/4/X7R/16V/K
MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
SBAA0[7]
SBAA1[7]
SBAA2[7]
-CSA0
-CSA0[7]
-CSA1
-CSA1[7]
DCLKA0[7]
-DCLKA0[7]
DCLKA1[7] DCLKB0[7]
-DCLKA1[7]
CKEA0[7]
CKEA1[7]
-SCASA
-SCASA[7]
-SRASA
-SRASA[7]
-SWEA
-SWEA[7]
SMBCLK[8,15,20]
SMBDATA[8,15,20]
DDRVTT
high
A0
97
A1
96
A2
95
A3
92
A4
91
A5
90
A6
86
A7
89
A8
85
A9
107
A10/AP
84
A11
83
A12/BC#
119
A13
80
A14
78
A15
109
SBAA0
BA0
108
SBAA1
BA1
79
SBAA2
BA2
114
S0#
121
S1#
101
DCLKA0
CK0
103
-DCLKA0
CK0#
102
DCLKA1
CK1
104
-DCLKA1 -DCLKB0
CK1#
73
CKEA0
CKE0
74
CKEA1
CKE1
115
CAS#
110
RAS#
113
WE#
197
SA0
201
SA1
202
SCL
200
SDA
116
MA0_ODT0
ODT0
120
MA0_ODT1
ODT1
11
DMA0
DM0
28
DMA1
DM1
46
DMA2
DM2
63
DMA3
DM3
136
DMA4
DM4
153
DMA5
DM5
170
DMA6
DM6
187
DMA7
DM7
12
DQSA0
DQS0
29
DQSA1
DQS1
47
DQSA2
DQS2
64
DQSA3
DQS3
137
DQSA4
DQS4
154
DQSA5
DQS5
171
DQSA6
DQS6
188
DQSA7
DQS7
10
-DQSA0
DQS#0
27
-DQSA1
DQS#1
45
-DQSA2
DQS#2
62
-DQSA3
DQS#3
135
-DQSA4
DQS#4
152
-DQSA5
DQS#5
169
-DQSA6
DQS#6
186
-DQSA7
DQS#7
75
VDD1
76
VDD2
81
VDD3
82
VDD4
87
VDD5
88
VDD6
93
VDD7
94
VDD8
99
VDD9
100
VDD10
105
VDD11
106
VDD12
111
VDD13
112
VDD14
117
VDD15
118
VDD16
123
VDD17
124
VDD18
77
NC1
122
NC2
125
NCTEST
203
VTT1
204
VTT2
205
GND1
206
GND2
2
VSS1
3
VSS2
8
VSS3
9
VSS4
13
VSS5
14
VSS6
19
VSS7
20
VSS8
25
VSS9
26
VSS10
31
VSS11
32
VSS12
37
VSS13
38
VSS14
43
VSS15
SODIMM/204/IV/RA/S/G10/[*10SM1-400204-43H]
DDR3 SDRAM
VDDSPD
EVENT#
RESET#
VREF_DQ
VREF_CA
VSS52
VSS51
VSS50
VSS49
VSS48
VSS47
VSS46
VSS45
VSS44
VSS43
VSS42
VSS41
VSS40
VSS39
VSS38
VSS37
VSS36
VSS35
VSS34
VSS33
VSS32
VSS31
VSS30
VSS29
VSS28
VSS27
VSS26
VSS25
VSS24
VSS23
VSS22
VSS21
VSS20
VSS19
VSS18
VSS17
VSS16
5
MDA0
DQ0
7
MDA1
DQ1
15
MDA2
DQ2
17
MDA3
DQ3
4
MDA4
DQ4
6
MDA5
DQ5
16
MDA6
DQ6
18
MDA7
DQ7
21
MDA8
DQ8
23
MDA9
DQ9
33
MDA10
DQ10
35
MDA11
DQ11
22
MDA12
DQ12
24
MDA13
DQ13
34
MDA14
DQ14
36
MDA15
DQ15
39
MDA16
DQ16
41
MDA17
DQ17
51
MDA18
DQ18
53
MDA19
DQ19
40
MDA20
DQ20
42
MDA21
DQ21
50
MDA22
DQ22
52
MDA23
DQ23
57
MDA24
DQ24
59
MDA25
DQ25
67
MDA26
DQ26
69
MDA27
DQ27
56
MDA28
DQ28
58
MDA29
DQ29
68
MDA30
DQ30
70
MDA31
DQ31
129
MDA32
DQ32
131
MDA33
DQ33
141
MDA34
DQ34
143
MDA35
DQ35
130
MDA36
DQ36
132
MDA37
DQ37
140
MDA38
DQ38
142
MDA39
DQ39
147
MDA40
DQ40
149
MDA41
DQ41
157
MDA42
DQ42
159
MDA43
DQ43
146
MDA44
DQ44
148
MDA45
DQ45
158
MDA46
DQ46
160
MDA47
DQ47
163
MDA48
DQ48
165
MDA49
DQ49
175
MDA50
DQ50
177
MDA51
DQ51
164
MDA52
DQ52
166
MDA53
DQ53
174
MDA54
DQ54
SO-DIMM
176
MDA55
DQ55
181
MDA56
DQ56
183
MDA57
DQ57
191
MDA58
DQ58
193
MDA59
DQ59
180
MDA60
DQ60
182
MDA61
DQ61
192
MDA62
DQ62
194
MDA63
DQ63
199
198
30
-MARST
1
VREFDQA
126
VREFCA_A
196
195
190
189
185
184
179
178
173
172
168
167
162
161
156
155
151
150
145
144
139
138
134
133
128
127
72
71
66
65
61
60
55
54
49
48
44
MDA[0..63] [7]
0~7
8
~15
16~23
24~31
32~39
0~47
4
48~55
56~63 7
C10.1u/4/X7R/16V/K
0
MAAB[0..15][7]
1
2
3
4
5
DDR Signal impedance
Signal Group Signal Impedance Space to Others Ref. Plane
Clocks
CLK
72 Ohm
7 H
Address
Command
Control
Data
Misc.
CLK
BANK
RAS_L
CAS_L
WE_L
CKE
ODT
CS_L
DATA
DM
DQS
M_RESET_L
M_EVENT_L
40 Ohm
40 Ohm
40 Ohm
40 Ohm
40 Ohm
40 Ohm
40 Ohm
40 Ohm
50 Ohm
50 Ohm
80 Ohm
40-60 Ohm
40-60 Ohm
2.5 H
2.5 H
2.5 H
2.5 H
2.5 H
2.5 H
2.5 H
2.5 H
2.5 H
2.5 H
4 H
4 H
4 H
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO
VSS
VSS
VSS
VDDIO or VSS
VDDIO or VSS
SBAB0[7]
SBAB1[7]
SBAB2[7]
-CSB0[7]
-CSB1[7]
-DCLKB0[7]
DCLKB1[7]
-DCLKB1[7]
CKEB0[7]
CKEB1[7]
-SCASB[7]
-SRASB[7]
-SWEB[7]
VCC3
SMBCLK[8,15,20]
SMBDATA[8,15,20]
6
VCC3
C50.1u/4/X7R/16V/K
C70.1u/4/X7R/16V/K
C6
100p/4/NPO/50V/J
-DDR3_RST [6,8]
DDR_15V
DDRVTT
SO_DIMM1
98
MAAB0
A0
97
MAAB1
A1
96
MAAB2
A2
95
MAAB3
A3
92
MAAB4
A4
91
MAAB5
A5
90
MAAB6
A6
86
MAAB7
A7
89
MAAB8
A8
85
MAAB9
A9
107
MAAB10
A10/AP
84
MAAB11
A11
83
MAAB12
A12/BC#
119
MAAB13
A13
80
MAAB14
A14
78
MAAB15
A15
109
SBAB0
BA0
108
SBAB1
BA1
79
SBAB2
BA2
114
-CSB0
S0#
121
-CSB1
S1#
101
DCLKB0
CK0
103
CK0#
102
DCLKB1
CK1
104
-DCLKB1
CK1#
73
CKEB0
CKE0
74
CKEB1
CKE1
115
-SCASB
CAS#
110
-SRASB
RAS#
113
-SWEB
WE#
197
SA0
201
SA1
202
SCL
200
SDA
116
MB0_ODT0
ODT0
120
MB0_ODT1
ODT1
11
DMB0
DM0
28
DMB1
DM1
46
DMB2
DM2
63
DMB3
DM3
136
DMB4
DM4
153
DMB5
DM5
170
DMB6
DM6
187
DMB7
DM7
12
DQSB0
DQS0
29
DQSB1
DQS1
47
DQSB2
DQS2
64
DQSB3
DQS3
137
DQSB4
DQS4
154
DQSB5
DQS5
171
DQSB6
DQS6
188
DQSB7
DQS7
10
-DQSB0
DQS#0
27
-DQSB1
DQS#1
45
-DQSB2
DQS#2
62
-DQSB3
DQS#3
135
-DQSB4
DQS#4
152
-DQSB5
DQS#5
169
-DQSB6
DQS#6
186
-DQSB7
DQS#7
75
VDD1
76
VDD2
81
VDD3
82
VDD4
87
VDD5
88
VDD6
93
VDD7
94
VDD8
99
VDD9
100
VDD10
105
VDD11
106
VDD12
111
VDD13
112
VDD14
117
VDD15
118
VDD16
123
VDD17
124
VDD18
77
NC1
122
NC2
125
NCTEST
203
VTT1
204
VTT2
205
GND1
206
GND2
2
VSS1
3
VSS2
8
VSS3
9
VSS4
13
VSS5
14
VSS6
19
VSS7
20
VSS8
25
VSS9
26
VSS10
31
VSS11
32
VSS12
37
VSS13
38
VSS14
43
VSS15
SODIMM/204/IV/RA/S/G10/[*10SM1-400204-E1H]
DDR3 SDRAM
VDDSPD
EVENT#
RESET#
VREF_DQ
VREF_CA
VSS52
VSS51
VSS50
VSS49
VSS48
VSS47
VSS46
VSS45
VSS44
VSS43
VSS42
VSS41
VSS40
VSS39
VSS38
VSS37
VSS36
VSS35
VSS34
VSS33
VSS32
VSS31
VSS30
VSS29
VSS28
VSS27
VSS26
VSS25
VSS24
VSS23
VSS22
VSS21
VSS20
VSS19
VSS18
VSS17
VSS16
5
MDB0
DQ0
7
MDB1
DQ1
15
MDB2
DQ2
17
MDB3
DQ3
4
MDB4
DQ4
6
MDB5
DQ5
16
MDB6
DQ6
18
MDB7
DQ7
21
MDB8
DQ8
23
MDB9
DQ9
33
MDB10
DQ10
35
MDB11
DQ11
22
MDB12
DQ12
24
MDB13
DQ13
34
MDB14
DQ14
36
MDB15
DQ15
39
MDB16
DQ16
41
MDB17
DQ17
51
MDB18
DQ18
53
MDB19
DQ19
40
MDB20
DQ20
42
MDB21
DQ21
50
MDB22
DQ22
52
MDB23
DQ23
57
MDB24
DQ24
59
MDB25
DQ25
67
MDB26
DQ26
69
MDB27
DQ27
56
MDB28
DQ28
58
MDB29
DQ29
68
MDB30
DQ30
70
MDB31
DQ31
129
MDB32
DQ32
131
MDB33
DQ33
141
MDB34
DQ34
143
MDB35
DQ35
130
MDB36
DQ36
132
MDB37
DQ37
140
MDB38
DQ38
142
MDB39
DQ39
147
MDB40
DQ40
149
MDB41
DQ41
157
MDB42
DQ42
159
MDB43
DQ43
146
MDB44
DQ44
148
MDB45
DQ45
158
MDB46
DQ46
160
MDB47
DQ47
163
MDB48
DQ48
165
MDB49
DQ49
175
MDB50
DQ50
177
MDB51
DQ51
164
MDB52
DQ52
166
MDB53
DQ53
174
MDB54
DQ54
SO-DIMM
176
MDB55
DQ55
181
MDB56
DQ56
183
MDB57
DQ57
191
MDB58
DQ58
193
MDB59
DQ59
180
MDB60
DQ60
182
MDB61
DQ61
192
MDB62
DQ62
194
MDB63
DQ63
199
198
30
-MBRST
1
VREFDQB
126
VREFCA_B
196
195
190
189
185
184
179
178
173
172
168
167
162
161
156
155
151
150
145
144
139
138
134
133
128
127
72
71
66
65
61
60
55
54
49
48
44
MDB[0..63] [7]
0~7
8
~15
16~23
24~31
32~39
0~47
4
48~55
56~63 7
C20.1u/4/X7R/16V/K
C100.1u/4/X7R/16V/K
C80.1u/4/X7R/16V/K
0
1
2
3
4
5
6
VCC3
C9
100p/4/NPO/50V/J
DDR15V Decoupling
DDR_15V
C22 1u/4/X5R/6.3V/K
C23 1u/4/X5R/6.3V/K
A A
C24 1u/4/X5R/6.3V/K
C173 10u /6/X5R/6.3V/M
For Semulation result, place close to DEC1
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
GIGABYTE TECHNOLOGIES , INC.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
8
7
6
5
4
3
2
Date: Sheet of
DDRIII CHANNEL A
DDRIII CHANNEL A
DDRIII CHANNEL A
MRHM7AP-LF
MRHM7AP-LF
MRHM7AP-LF
1
8 25
8 25
8 25
1.0
1.0
1.0
Loading...