Gigabyte GA-A55M-DS2 Schematic rev.2.01
Gigabyte Confidential
Do not Copy
5
4
3
2
1
TITLEPAGE
GA-A55M-DS2
PAGE
D D
01 COVER SHEET
TITLE
Revision : 2.01
APU_VDDIO_SUS=DDR15V
APU_VTT_SUS=DDRVTT
APU_VDDP_RUN=APU_VDDR_RUN=APU_VDDP
+1.1V_RUN=FCH_VDD_11_RUN=VCC_SB
02
03
04
05
06
07
08
C C
09
10
11
12
13
14
15
B B
16
17
BOM & PCB MODIFY HISTORY
BLOCK DIAGRAM
APU DDRIII MEMORY
APU CONTROL
APU UMI, GFX, GPP
APU POWER & GND
DDRIII CHANNEL A
HUDSON UMI, PCIE, PCI, CPU, LPC
HUDSON ACPI, GPIO, USB, AUDIO
HUDSON SATA,SPI,HWM
HUDSON POWER & GND
PCIE x16 , x1
PCI SLOT
ITE 8728 , Dual-BIOS , KB/MS
COM , F_USB ,RGB
FAN , HWMO , R_USB , DVI
+3.3V_RUN=VCC3
+3.3V_ALW=3VDUAL
18
19
20
21
22
23
A A
24
25
ALC887-VD2 CODEC
ATX, FRONT PANEL
POWER SEQUENCE
VCORE (PWM RT8871+RT9612B)
VCC_SB , APU_VDDPA , VCC11_DUAL , VDDA25
DDR POWER, VCC18 , EUP
RTL8111F-VL
5
4
Title
Title
Title
COVER SHEET
COVER SHEET
COVER SHEET
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
3
2
Date: Sheet of
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
1
1 24Wednesday, December 28, 2011
1 24Wednesday, December 28, 2011
1 24Wednesday, December 28, 2011
5
4
3
2
1
Model Name:GA-A55M-DS2
Component value change history
D D
Change ItemDate
2011.07.04 0.1 New BOM release PCB:0.1 Modify from GA-A55M-S2V Rev1.0
Change ARTHEROS AR8151 ,Codec VT1708S2011.08.03 1.0A BOM release PCB:1.0
2011.08.08 1.0B BOM release PCB:1.01 ARTHEROS AR8151 All Ref GND plane
2011.08.23 1.0C BOM release PCB:1.01 Codec for Anti4 ,
2011.09.09 1.1A BOM release PCB:1.1 Change LAN 8111E-VL ,Codec ALC887-VD2 ,Reserve Hudson Internal CKG
External CKG 0R
PWM FROM ISL6324A+ISL6609 CHANGE TO RT8871+RT9612B
DDR
2.0 BOM release PCB2.02011.11.01
C C
2.01 BOM release PCB2.012011.12.12
2011.12.26 2.02 BOM release PCB2.02
remove co-lay CLK Gen(use internal)
CPU_PG_SB sequence change(
remove TEMP2
LAN 8111E-VL change to 8111F-VL
PWM OR change to short pad &
u199 RT9173 change to RT9199
change ITE8728 "EX" , EUP_N GP23 change to GP21 / 28_3VSB PULL TO
3VDUAL_SB
P-BOM
=> short -pad2011.10.11 1.1B BOM release PCB:1.11
ISL6545 change to RT8120(Ref 0.8V)
Reason
p.5)
Version: 2.01
P-Code: U98126-0
Circuit or PCB layout change for next version
ReasonDate Change Item
2011.07.01 Modify from GA-A55M-S2V Rev1.0
2011.08.02
2011.08.05
2011.09.08
2011.10.07
2011.11.14
2011.12.27
Rev 0.1 Gerber-out
Rev 1.0 Gerber-out
Rev 1.01 Gerber-out
Rev 1.1 Gerber-out
Rev 1.11 Gerber-out
Rev 2.0 Gerber-out
Rev 2.02 Gerber-out
Change ARTHEROS AR8151 ,Codec VT1708S
ARTHEROS AR8151 All Ref GND plane
Change LAN 8111E-VL ,Codec ALC887-VD2 ,Reserve Hudson Internal CKG
External CKG 0R
CHANGE PWM RT8871 & REMOVE COLAY CLK GEN SCHEMATIC
DRS1.2,DRS2.2 GND VIA
=> short -pad
PWM
,
VIA
B B
A A
Title
Title
Title
BOM & PCB HISTORY
BOM & PCB HISTORY
BOM & PCB HISTORY
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet of
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
2 27Wednesday, December 28, 2011
2 27Wednesday, December 28, 2011
2 27Wednesday, December 28, 2011
1
5
4
3
2
1
AMD Fusion Hudson CUSTOMER DESKTOP REFERENCE DESIGN
Clock
Generator
RTM880T-792
DVI(DP0)
D D
9
27
AMD APU
1 X16 PCIE VIDEO I/F
1 X4 PCIE I/F WITH
DX11 IGP
DDRIII 1066,1333, 1600, 1866
128bit
DDRIII 1066,1333, 1600, 1866
UNBUFFERED
DDRIII DIMM1
UNBUFFERED
DDRIII DIMM2
DDRIII FIRST LOGICAL DIMM
8
8
RGB (DP1) to
VGA CON
PCIE SLOT
16X
PCIE SLOT
1X
12,17
14
14
PCIE X16
PCIE X1
4,5,6,7
PCIE X1
GIGABIT
RTL8111E-VL
26
Fusion D2 CORE &
PCIE POWER
DDR3 MEMORY
POWER
FCH CORE & PCIE
POWER
23,24
25
24
C C
USB-7 USB-4USB-5
USB-6
17 26 2617
USB-3
USB-2
18
USB 2.0
18
USB2.0
USB-8
USB-9
17
17
AZALIA
SATA II
AMD
FCH D2
4X
PCIE
HD AUDIO I/F
SATA II I/F
ALC887-VD2
HD AUDIO CODEC
19,20
12
SATA#1
12
SATA#2
12
SATA#3SATA#0
12
LPC I/F
INT RTC
HW MONITOR
ACPI
4 1X PCIE I/F
B B
PCI BUS
PCI SLOT #1
15
VGA Translator I/F
10,11,12,13
SPI I/F
SPI
Dual-BIOS
12
LPC BUS
ITE LPC SIO
IT8728
A A
COM
5
4
KBD
MOUSE
17
SB_SPI_CS ITE_SPI_CS1/2
16
HW
MONITOR
16
3
18
Title
Title
Title
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
2
Date: Sheet of
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
3 27Wednesday, December 28, 2011
3 27Wednesday, December 28, 2011
3 27Wednesday, December 28, 2011
1
5
MAAA0
MAAA[0..15]<8>
D D
C C
MODT_A0<8>
MODT_A1<8>
B B
MEM_MA_RST-<8>
MEM_MA_HOT-<8> MEM_MB_RST-<8>
APU_M_VREF
AR23 39.2/4/1AR23 39.2/4/1
DDR15V
AR48 1K/4/1AR48 1K/4/1
DDR15V
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
SBAA0
SBAA0<8>
SBAA1
SBAA1<8>
SBAA2
SBAA2<8>
DMA0
DMA1
DMA2
DMA3
DMA4
DMA5
DMA6
DMA7
DMA8
DQSA0
-DQSA0
DQSA1
-DQSA1
DQSA2
-DQSA2
DQSA3
-DQSA3
DQSA4
-DQSA4
DQSA5
-DQSA5
DQSA6
-DQSA6
DQSA7
-DQSA7
DQSA8
-DQSA8
DCLKA1
DCLKA1<8>
-DCLKA1
-DCLKA1<8>
DCLKA2
DCLKA2<8>
-DCLKA2<8>
CKEA0
CKEA0<8>
CKEA1
CKEA1<8>
MODT_A0
MODT_A1
-CSA0
-CSA0<8>
-CSA1
-CSA1<8>
-SRASA
-SRASA<8>
-SCASA
-SCASA<8>
-SWEA
-SWEA<8> -SCASB<8>
MEM_MA_RSTMEM_MA_HOT-
M_ZVDD
MEM_MA_HOT-
CPUVREF
40 MILS WIDTH
SABC1
SABC1
1N/4/X7R/50V/K
1N/4/X7R/50V/K
A A
APU_M_VREF
SABC2
SABC2
0.1U/4/X7R/16V/K
0.1U/4/X7R/16V/K SABC3
12
SABC3
1U/6/X7R/16V/K
1U/6/X7R/16V/K
FM1CPUA
FM1CPUA
MEMORY CHANNEL A
MEMORY CHANNEL A
MA_ADD0
V27
MA_ADD1
P27
MA_ADD2
R25
MA_ADD3
P26
MA_ADD4
R24
MA_ADD5
P24
MA_ADD6
P23
MA_ADD7
N26
MA_ADD8
N23
MA_ADD9
M25
MA_ADD10
V24
MA_ADD11
N25
MA_ADD12
M24
MA_ADD13
Y23
MA_ADD14
L27
MA_ADD15
L24
MA_BANK0
W26
MA_BANK1
V25
MA_BANK2
L26
MA_DM0
H12
MA_DM1
E17
MA_DM2
H21
MA_DM3
F25
MA_DM4
AF29
MA_DM5
AE25
MA_DM6
AG21
MA_DM7
AF17
MA_DM8
G29
MA_DQS_H0
G13
MA_DQS_L0
F13
MA_DQS_H1
H17
MA_DQS_L1
G17
MA_DQS_H2
F21
MA_DQS_L2
E21
MA_DQS_H3
G26
MA_DQS_L3
G25
MA_DQS_H4
AE28
MA_DQS_L4
AE29
MA_DQS_H5
AG24
MA_DQS_L5
AG25
MA_DQS_H6
AF20
MA_DQS_L6
AF21
MA_DQS_H7
AE16
MA_DQS_L7
AD16
MA_DQS_H8
F30
MA_DQS_L8
E30
MA_CLK_H0
U27
MA_CLK_L0
U26
MA_CLK_H1
T23
MA_CLK_L1
U23
MA_CLK_H2
T25
MA_CLK_L2
T26
MA_CLK_H3
R27
MA_CLK_L3
R28
MA_CKE0
L23
MA_CKE1
K26
MA0_ODT0
AA24
MA0_ODT1
AC27
MA1_ODT0
AA25
MA1_ODT1
AC26
MA0_CS_L0
Y27
MA0_CS_L1
AB26
MA1_CS_L0
W23
MA1_CS_L1
AB25
MA_RAS_L
W25
MA_CAS_L
Y24
MA_WE_L
Y26
MA_RESET_L
J25
MA_EVENT_L
U24
M_VREF
K22
M_ZVDDIO
J24
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
DDR15V
SAR1
SAR1
1K/4/1
1K/4/1
SAR2
SAR2
1K/4/1
1K/4/1
MEM CHA
MA_DATA0
MA_DATA1
MA_DATA2
MA_DATA3
MA_DATA4
MA_DATA5
MA_DATA6
MA_DATA7
MA_DATA8
MA_DATA9
MA_DATA10
MA_DATA11
MA_DATA12
MA_DATA13
MA_DATA14
MA_DATA15
MA_DATA16
MA_DATA17
MA_DATA18
MA_DATA19
MA_DATA20
MA_DATA21
MA_DATA22
MA_DATA23
MA_DATA24
MA_DATA25
MA_DATA26
MA_DATA27
MA_DATA28
MA_DATA29
MA_DATA30
MA_DATA31
MA_DATA32
MA_DATA33
MA_DATA34
MA_DATA35
MA_DATA36
MA_DATA37
MA_DATA38
MA_DATA39
MA_DATA40
MA_DATA41
MA_DATA42
MA_DATA43
MA_DATA44
MA_DATA45
MA_DATA46
MA_DATA47
MA_DATA48
MA_DATA49
MA_DATA50
MA_DATA51
MA_DATA52
MA_DATA53
MA_DATA54
MA_DATA55
MA_DATA56
MA_DATA57
MA_DATA58
MA_DATA59
MA_DATA60
MA_DATA61
MA_DATA62
MA_DATA63
MA_CHECK0
MA_CHECK1
MA_CHECK2
MA_CHECK3
MA_CHECK4
MA_CHECK5
MA_CHECK6
MA_CHECK7
E12
F12
H14
E15
G11
H11
E14
G14
F16
G16
H18
F19
F15
H15
E18
F18
G20
H20
E23
G23
G19
E20
F22
G22
F24
H24
E27
F27
H23
E24
E26
H26
AD30
AF30
AG27
AF27
AD31
AE31
AG28
AD28
AF26
AD25
AF23
AE23
AD27
AE26
AF24
AD24
AG22
AD21
AE19
AG19
AD22
AE22
AE20
AD19
AG18
AE17
AF15
AG15
AD18
AF18
AG16
AD15
F28
E29
G31
H30
H27
G28
F31
H29
MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63
MA_CK0
MA_CK1
MA_CK2
MA_CK3
MA_CK4
MA_CK5
MA_CK6
MA_CK7
4
-DQSA[0..8]
DQSA[0..8]
MA_CK[0..7]
DMA[0:8]
MDA[0..63] <8>
-DQSA[0..8] <8>
DQSA[0..8] <8>
MA_CK[0..7] <8>
DMA[0..8] <8>
3
MAAB[0..15]<8>
SBAB0<8>
SBAB1<8>
SBAB2<8>
DCLKB1<8>
-DCLKB1<8>
DCLKB2<8>
-DCLKB2<8>
CKEB0<8>
CKEB1<8>
MODT_B0<8>
MODT_B1<8>
-CSB0<8>
-CSB1<8>
-SRASB<8>
-SWEB<8>
MEM_MB_RST-
MEM_MB_HOT-
MEM_MB_HOT-
DDR15V
MEM_MB_HOT-<8>
AR49 1K/4/1AR49 1K/4/1
MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13
MAAB14
MAAB15
SBAB0
SBAB1
SBAB2
DMB0
DMB1
DMB2
DMB3
DMB4
DMB5
DMB6
DMB7
DMB8
DQSB0
-DQSB0
DQSB1
-DQSB1
DQSB2
-DQSB2
DQSB3
-DQSB3
DQSB4
-DQSB4
DQSB5
-DQSB5
DQSB6
-DQSB6
DQSB7
-DQSB7
DQSB8
-DQSB8
DCLKB1
-DCLKB1
DCLKB2-DCLKA2
-DCLKB2
CKEB0
CKEB1
MODT_B0
MODT_B1
-CSB0
-CSB1
-SRASB
-SCASB
-SWEB
2
FM1CPUB
FM1CPUB
MEMORY CHANNEL B
MEMORY CHANNEL B
MB_ADD0
V31
MB_ADD1
N28
MB_ADD2
P29
MB_ADD3
N29
MB_ADD4
N31
MB_ADD5
M30
MB_ADD6
M31
MB_ADD7
M28
MB_ADD8
M27
MB_ADD9
L30
MB_ADD10
W31
MB_ADD11
L29
MB_ADD12
K28
MB_ADD13
AB28
MB_ADD14
K31
MB_ADD15
J31
MB_BANK0
W29
MB_BANK1
V30
MB_BANK2
K29
MB_DM0
B12
MB_DM1
D16
MB_DM2
B20
MB_DM3
A25
MB_DM4
AL29
MB_DM5
AH25
MB_DM6
AK21
MB_DM7
AJ17
MB_DM8
D29
MB_DQS_H0
D13
MB_DQS_L0
C13
MB_DQS_H1
A17
MB_DQS_L1
B17
MB_DQS_H2
B21
MB_DQS_L2
C21
MB_DQS_H3
D25
MB_DQS_L3
C25
MB_DQS_H4
AJ29
MB_DQS_L4
AH29
MB_DQS_H5
AK25
MB_DQS_L5
AL25
MB_DQS_H6
AJ20
MB_DQS_L6
AJ21
MB_DQS_H7
AL16
MB_DQS_L7
AL17
MB_DQS_H8
B29
MB_DQS_L8
A29
MB_CLK_H0
U30
MB_CLK_L0
U29
MB_CLK_H1
T29
MB_CLK_L1
T28
MB_CLK_H2
R31
MB_CLK_L2
T31
MB_CLK_H3
P30
MB_CLK_L3
R30
MB_CKE0
J30
MB_CKE1
J28
MB0_ODT0
AA30
MB0_ODT1
AC30
MB1_ODT0
AA31
MB1_ODT1
AC29
MB0_CS_L0
Y29
MB0_CS_L1
AB29
MB1_CS_L0
Y30
MB1_CS_L1
AB31
MB_RAS_L
W28
MB_CAS_L
AA27
MB_WE_L
AA28
MB_RESET_L
J27
MB_EVENT_L
V28
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
MB_DATA0
MB_DATA1
MB_DATA2
MB_DATA3
MB_DATA4
MB_DATA5
MB_DATA6
MB_DATA7
MB_DATA8
MB_DATA9
MB_DATA10
MB_DATA11
MB_DATA12
MB_DATA13
MB_DATA14
MB_DATA15
MB_DATA16
MB_DATA17
MB_DATA18
MB_DATA19
MB_DATA20
MB_DATA21
MB_DATA22
MB_DATA23
MB_DATA24
MB_DATA25
MB_DATA26
MB_DATA27
MB_DATA28
MB_DATA29
MB_DATA30
MB_DATA31
MB_DATA32
MB_DATA33
MB_DATA34
MB_DATA35
MB_DATA36
MB_DATA37
MB_DATA38
MB_DATA39
MB_DATA40
MB_DATA41
MB_DATA42
MB_DATA43
MB_DATA44
MB_DATA45
MB_DATA46
MB_DATA47
MB_DATA48
MB_DATA49
MB_DATA50
MB_DATA51
MB_DATA52
MB_DATA53
MB_DATA54
MB_DATA55
MB_DATA56
MB_DATA57
MB_DATA58
MB_DATA59
MB_DATA60
MB_DATA61
MB_DATA62
MB_DATA63
MB_CHECK0
MB_CHECK1
MB_CHECK2
MB_CHECK3
MB_CHECK4
MB_CHECK5
MB_CHECK6
MB_CHECK7
D11
C12
A14
B14
B11
A11
A13
D14
A16
C16
B18
A19
C15
B15
D17
C18
D20
A20
D22
D23
C19
D19
A22
C22
C24
B24
B26
C27
A23
B23
D26
A26
AJ30
AK30
AH28
AJ27
AG30
AH31
AK28
AL28
AJ26
AH26
AH23
AJ23
AK27
AL26
AJ24
AK24
AK22
AH22
AL19
AK19
AL23
AL22
AH20
AL20
AJ18
AH17
AJ15
AK15
AH19
AK18
AK16
AH16
A28
D28
C30
D31
B27
C28
B30
C31
MDB0
MDB1
MDB2
MDB3
MDB4
MDB5
MDB6
MDB7
MDB8
MDB9
MDB10
MDB11
MDB12
MDB13
MDB14
MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
MDB22
MDB23
MDB24
MDB25
MDB26
MDB27
MDB28
MDB29
MDB30
MDB31
MDB32
MDB33
MDB34
MDB35
MDB36
MDB37
MDB38
MDB39
MDB40
MDB41
MDB42
MDB43
MDB44
MDB45
MDB46
MDB47
MDB48
MDB49
MDB50
MDB51
MDB52
MDB53
MDB54
MDB55
MDB56
MDB57
MDB58
MDB59
MDB60
MDB61
MDB62
MDB63
MB_CK0
MB_CK1
MB_CK2
MB_CK3
MB_CK4
MB_CK5
MB_CK6
MB_CK7
1
MDB[0..63] <8>
MEM CHB
-DQSB[0..8]
DQSB[0..8]
MB_CK[0..7]
DMB[0..8]
-DQSB[0..8] <8>
DQSB[0..8] <8>
MB_CK[0..7] <8>
DMB[0..8] <8>
Layout: Place within
500mils of the CPU socket.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
5
A0 A1
4
3
B0 B1
2
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
APU DDRIII MEMORY
APU DDRIII MEMORY
APU DDRIII MEMORY
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
1
4 27Wednesday, December 28, 2011
4 27Wednesday, December 28, 2011
4 27Wednesday, December 28, 2011
Gigabyte Confidential
Do not Copy
5
DDR15V
-CPURST
100P/4/NPO/50V/J
100P/4/NPO/50V/J
D D
DDR15V
DDR15V
DDR15V
DDR15V
AC25
AC25
AR47 300/4AR47 300/4
AR50 1K/4/1AR50 1K/4/1
AR51 1K/4/1AR51 1K/4/1
AR39 1K/4/1AR39 1K/4/1
AR40 1K/4/1AR40 1K/4/1
APU_SVC
APU_SVD
APU_SIC
APU_SID
APU Spread 100Mhz clock
DP Non-Spread 100Mhz clock
C C
DDR15V
AR43
AR43
300/4
300/4
CPU_PG_SB<9> PWM_PWRGD <21>
CPU_PG_SB
CPU_PG_SB
AR59 0/4AR59 0/4
AR60 0/4AR60 0/4
PWM_PWRGD Input HIGH Threshold=1.1
AR38 300/4AR38 300/4
DDR15V
AR81 300/4AR81 300/4
DDR15V
AR55 300/4AR55 300/4
DDR15V
AR76 300/4AR76 300/4
DDR15V
AR54 1K/4/1AR54 1K/4/1
B B
DDR15V
PWM_PWRGD
CPU_PWRGD
CPU_DBREQ
CPU_TCK
CPU_TMS
CPU_TDI
CPU_TRST-
4
DP0_TXP0<16>
DP0_TXN0<16>
DP0_TXP1<16>
DP0_TXN1<16>
DP0_TXP2<16>
DP0_TXN2<16>
DP0_TXP3<16>
DP0_TXN3<16>
DP1_TXP0<11>
DP1_TXN0<11>
DP1_TXP1<11>
DP1_TXN1<11>
DP1_TXP2<11>
DP1_TXN2<11>
DP1_TXP3<11>
DP1_TXN3<11>
APUCLKP<9>
APUCLKN<9>
DISP_CLKP<9>
APU_SVC<21>
APU_SVD<21>
APU_SIC<15>
APU_SID<15>
DISP_CLKN<9>
DP0_TXP0
DP0_TXN0
DP0_TXP1
DP0_TXN1
DP0_TXP2
DP0_TXN2
DP0_TXP3
DP0_TXN3
DP1_TXP0
DP1_TXN0
DP1_TXP1
DP1_TXN1
DP1_TXP2
DP1_TXN2
DP1_TXP3
DP1_TXN3
APUCLKP
APUCLKN
DISP_CLKP
DISP_CLKN
APU_SVC
APU_SVD
APU_SIC
APU_SID
-CPURST<9>
-CPURST
CPU_PWRGD
-PROCHOT
THERMTRIP_L
APU_ALERT-
CPU_TDI
CPU_TCK
CPU_TMS
CPU_TRST-
CPU_DBREQ
VNB_FB+<21>
COREFB+<21>
COREFB-<21>
AL12
AK12
AH12
AG12
AF10
AG10
AJ13
AG11
AL14
AK14
AD10
AF13
M2
M3
L2
L1
L4
L5
K2
K3
R4
R5
P2
P3
N2
N1
N4
N5
A8
B8
E9
G10
E8
D8
F10
D7
F8
E11
H9
K23
K25
B5
A6
B6
C7
A5
C6
3
FM1CPUC
FM1CPUC
ANALOG/DISPLAY/MISC
ANALOG/DISPLAY/MISC
DP0_TXP0
DP0_TXN0
DP0_TXP1
DP0_TXN1
DP0_TXP2
DP0_TXN2
DP0_TXP3
DP0_TXN3
DP1_TXP0
DP1_TXN0
DP1_TXP1
DP1_TXN1
DP1_TXP2
DP1_TXN2
DP1_TXP3
DP1_TXN3
CLKIN_H
CLKIN_L
DISP_CLKIN_H
DISP_CLKIN_L
SVC
SVD
SIC
SID
RESET_L
PWROK
PROCHOT_L
THERMTRIP_L
ALERT_L
TDI
TDO
TCK
TMS
TRST_L
DBRDY
DBREQ_L
RSVD_1
RSVD_2
RSVD_3
RSVD_4
RSVD_5
VDDP_SENSE
VDDNB_SENSE
VDDIO_SENSE
VDD_SENSE
VDDR_SENSE
VSS_SENSE
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
DISPLAY PORT 0
DISPLAY PORT 0
DISPLAY PORT 1
DISPLAY PORT 1
CLK
CLK
CTRL SER.
CTRL SER.
JTAG
JTAG
SENSE RSVD
SENSE RSVD
DP_AUX_ZVSS
DP_BLON
DP_DIGON
DP_VARY_BL
DP0_AUXP
DP0_AUXN
DP1_AUXP
DP1_AUXN
DISPLAY PORT MISC.
DISPLAY PORT MISC.
DP2_AUXP
DP2_AUXN
DP3_AUXP
DP3_AUXN
DP4_AUXP
DP4_AUXN
DP5_AUXP
DP5_AUXN
DP0_HPD
DP1_HPD
DP2_HPD
DP3_HPD
DP4_HPD
DP5_HPD
THERMDA
THERMDC
TEST2
TEST3
TEST6
TEST9
TEST10
TEST12
TEST14
TEST15
TEST16
TEST17
TEST18
TEST19
TEST20
TEST
TEST
TEST21
TEST22
TEST23
TEST24
TEST25_H
TEST25_L
TEST28_H
TEST28_L
TEST30_H
TEST30_L
TEST31
TEST32_H
TEST32_L
TEST35
FM1R1
DMAACTIVE_L
J9
G9
G7
H8
K6
K8
L7
L8
R7
R8
P8
P9
N7
N8
M8
M9
K9
K5
P5
P6
M5
M6
AH14
AG14
AB23
AC24
AG13
D10
C10
F6
D9
C9
B9
A9
E4
F5
D4
D5
E5
F7
E6
AE11
AD11
G5
G6
AD14
AE14
AG31
AE13
AD13
A7
AC12
AF11
DP_A_ZVSS
DP0_AUXP
DP0_AUXN
DP1_AUXP
DP1_AUXN
DP0_HPD
DP1_HPD
DP2_HPD
DP3_HPD
DP4_HPD
DP5_HPD
APU_TEST12
APU_TEST18
APU_TEST19
APU_TEST20
APU_TEST21
APU_TEST22
APU_TEST24
APU_TEST25H
APU_TEST25L
APU_TEST31
APU_TEST35
FM1R1
FM1R1
-DMA_ACTIVE
AR26 150/4/1AR26 150/4/1
DP0_AUXP <16>
DP0_AUXN <16>
DP1_AUXP <11>
DP1_AUXN <11>
AR27 100K/4/1AR27 100K/4/1
AR1 100K/4/1AR1 100K/4/1
AR2 100K/4/1AR2 100K/4/1
AR3 100K/4/1AR3 100K/4/1
AR5 1K/4/1AR5 1K/4/1
AR6 1K/4/1AR6 1K/4/1
AR7 1K/4/1AR7 1K/4/1
AR8 1K/4/1AR8 1K/4/1
AR9 1K/4/1AR9 1K/4/1
AR10 1K/4/1AR10 1K/4/1
AR11 1K/4/1AR11 1K/4/1
AR12 510/4/1AR12 510/4/1
AR13 510/4/1AR13 510/4/1
AR20 39.2/4/1AR20 39.2/4/1
AR21 300/4/1/XAR21 300/4/1/X
AR22 300/4AR22 300/4
AR31 10K/4/1AR31 10K/4/1
AR30 1K/4/1AR30 1K/4/1
2
DP0_HPD <16>
DP1_HPD <11>
APU_VDDPA
TEST35: high=>HDMI enable,
DDR15V
low=>HDMI disable.
3VDUAL
FM1R1 <20>
DDR15V
-DMA_ACTIVE <9>
DDR15V
DDR15V
DDR15V
DDR15V
AR35 1K/4/1AR35 1K/4/1
DDR15V
-PROCHOT
AR32 1K/4/1AR32 1K/4/1
AR33 300/4AR33 300/4
AR36 1K/4/1AR36 1K/4/1
AR52 1K/4/1AR52 1K/4/1
AQ7
AQ7
AQ6
AQ6
3VDUAL
G S
G S
2
3VDUAL
3
D
D
G S
G S
2
D
D
1
AR37 0/4/SHT/XAR37 0/4/SHT/X
AR34
AR34
8.2K/4
8.2K/4
THERMTRIP_CPU_L
3
AC13
AC13
0.1u/4/Y5V/16V/Z/X
0.1u/4/Y5V/16V/Z/X
1
THERMTRIP_L
MMBT2222A/SOT23/600mA/40
MMBT2222A/SOT23/600mA/40
AR53
AR53
8.2K/4
8.2K/4
SB_ALERT-
AC35
AC35
0.1u/4/Y5V/16V/Z/X
0.1u/4/Y5V/16V/Z/X
1
MMBT2222A/SOT23/600mA/40
MMBT2222A/SOT23/600mA/40
APU_ALERT-
-PROCHOT_CPU <9,17>
AC14
AC14
0.1u/4/Y5V/16V/Z/X
0.1u/4/Y5V/16V/Z/X
THERMTRIP_CPU_L <10>
SB_ALERT- <11>
A A
Title
Title
Title
ize Document Number Rev
Size Document Number Rev
Size Document Number Rev
S
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet of
APU CONTROL
APU CONTROL
APU CONTROL
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
1
5 27Wednesday, December 28, 2011
5 27Wednesday, December 28, 2011
5 27Wednesday, December 28, 2011
Gigabyte Confidential
Do not Copy
8
EXP_A_RXP0
EXP_A_RXN0
EXP_A_RXP1
EXP_A_RXN1
EXP_A_RXP2
EXP_A_RXN2
EXP_A_RXP3
EXP_A_RXN3
EXP_A_RXP4
EXP_A_RXN4
EXP_A_RXP5
D D
PCIE1_IP<13>
PCIE1_IN<13>
C C
APU_VDDPB
A_RX0P<9>
A_RX0N<9>
A_RX1P<9>
A_RX1N<9>
A_RX2P<9>
A_RX2N<9>
A_RX3P<9>
A_RX3N<9>
AR25 196/4/1AR25 196/4/1
EXP_A_RXN5
EXP_A_RXP6
EXP_A_RXN6
EXP_A_RXP7
EXP_A_RXN7
EXP_A_RXP8
EXP_A_RXN8
EXP_A_RXP9
EXP_A_RXN9
EXP_A_RXP10
EXP_A_RXN10
EXP_A_RXP11
EXP_A_RXN11
EXP_A_RXP12
EXP_A_RXN12
EXP_A_RXP13
EXP_A_RXN13
EXP_A_RXP14
EXP_A_RXN14
EXP_A_RXP15
EXP_A_RXN15
ML_IP<24>
ML_IN<24>
Within 1500mil from APU Within 1500mil from APU
FM1CPUH
FM1CPUH
P_GFX_RXP0
AF8
P_GFX_RXN0
AF9
P_GFX_RXP1
AE7
P_GFX_RXN1
AE8
P_GFX_RXP2
AD5
P_GFX_RXN2
AD6
P_GFX_RXP3
AD8
P_GFX_RXN3
AD9
P_GFX_RXP4
AC7
P_GFX_RXN4
AC8
P_GFX_RXP5
AB5
P_GFX_RXN5
AB6
P_GFX_RXP6
AB8
P_GFX_RXN6
AB9
P_GFX_RXP7
AA7
P_GFX_RXN7
AA8
P_GFX_RXP8
Y5
P_GFX_RXN8
Y6
P_GFX_RXP9
Y8
P_GFX_RXN9
Y9
P_GFX_RXP10
W7
P_GFX_RXN10
W8
P_GFX_RXP11
V5
P_GFX_RXN11
V6
P_GFX_RXP12
V8
P_GFX_RXN12
V9
P_GFX_RXP13
U7
P_GFX_RXN13
U8
P_GFX_RXP14
T5
P_GFX_RXN14
T6
P_GFX_RXP15
T8
P_GFX_RXN15
T9
P_GPP_RXP0
AH5
P_GPP_RXN0
AH6
P_GPP_RXP1
AH8
P_GPP_RXN1
AH9
P_GPP_RXP2
AG7
P_GPP_RXN2
AG8
P_GPP_RXP3
AF5
P_GPP_RXN3
AF6
P_UMI_RXP0
AL5
P_UMI_RXN0
AL4
P_UMI_RXP1
AK3
P_UMI_RXN1
AK2
P_UMI_RXP2
AJ2
P_UMI_RXN2
AJ1
P_UMI_RXP3
AJ4
P_UMI_RXN3
AJ5
P_ZVDDP
J7
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
7
PCI EXPRESS
PCI EXPRESS
6
EXP_A_RXP[0..15]
AE2
AE1
AE4
AE5
AD2
AD3
AC2
AC1
AC4
AC5
AB2
AB3
AA2
AA1
AA4
AA5
Y2
Y3
W2
W1
W4
W5
V2
V3
U2
U1
U4
U5
T2
T3
R2
R1
AH2
AH3
AG2
AG1
AG4
AG5
AF2
AF3
AK8
AK9
AL7
AL8
AK5
AK6
AJ7
AJ8
J6
EXP_A_TXP0
EXP_A_TXN0
EXP_A_TXP1
EXP_A_TXN1
EXP_A_TXP2
EXP_A_TXN2
EXP_A_TXP3
EXP_A_TXN3
EXP_A_TXP4
EXP_A_TXN4
EXP_A_TXP5
EXP_A_TXN5
EXP_A_TXP6
EXP_A_TXN6
EXP_A_TXP7
EXP_A_TXN7
EXP_A_TXP8
EXP_A_TXN8
EXP_A_TXP9
EXP_A_TXN9
EXP_A_TXP10
EXP_A_TXN10
EXP_A_TXP11
EXP_A_TXN11
EXP_A_TXP12
EXP_A_TXN12
EXP_A_TXP13
EXP_A_TXN13
EXP_A_TXP14
EXP_A_TXN14
EXP_A_TXP15
EXP_A_TXN15
GPP_TXP0
GPP_TXN0
PCIE1_OP
PCIE1_ON
A_TX0P_C
A_TX0N_C
A_TX1P_C
A_TX1N_C
A_TX2P_C
A_TX2N_C
A_TX3P_C
A_TX3N_C
P_ZVSSP_ZDD
AC33 0.1u/4/X7R/16V/KAC33 0.1u/4/X7R/16V/K
AC34 0.1u/4/X7R/16V/KAC34 0.1u/4/X7R/16V/K
AC1 0.1u/4/X7R/16V/KAC1 0.1u/4/X7R/16V/K
AC2 0.1u/4/X7R/16V/KAC2 0.1u/4/X7R/16V/K
AC3 0.1u/4/X7R/16V/KAC3 0.1u/4/X7R/16V/K
AC4 0.1u/4/X7R/16V/KAC4 0.1u/4/X7R/16V/K
AC5 0.1u/4/X7R/16V/KAC5 0.1u/4/X7R/16V/K
AC6 0.1u/4/X7R/16V/KAC6 0.1u/4/X7R/16V/K
AC7 0.1u/4/X7R/16V/KAC7 0.1u/4/X7R/16V/K
AC8 0.1u/4/X7R/16V/KAC8 0.1u/4/X7R/16V/K
AR24 196/4/1AR24 196/4/1
P_GFX_TXP0
P_GFX_TXN0
P_GFX_TXP1
P_GFX_TXN1
P_GFX_TXP2
P_GFX_TXN2
P_GFX_TXP3
P_GFX_TXN3
P_GFX_TXP4
P_GFX_TXN4
P_GFX_TXP5
P_GFX_TXN5
P_GFX_TXP6
P_GFX_TXN6
P_GFX_TXP7
P_GFX_TXN7
P_GFX_TXP8
P_GFX_TXN8
P_GFX_TXP9
P_GFX_TXN9
P_GFX_TXP10
P_GFX_TXN10
P_GFX_TXP11
P_GFX_TXN11
P_GFX_TXP12
P_GFX_TXN12
P_GFX_TXP13
P_GFX_TXN13
P_GFX_TXP14
P_GFX_TXN14
P_GFX_TXP15
P_GFX_TXN15
P_GPP_TXP0
P_GPP_TXN0
P_GPP_TXP1
GPP GRAPHICS
GPP GRAPHICS
UMI_LINK
UMI_LINK
P_GPP_TXN1
P_GPP_TXP2
P_GPP_TXN2
P_GPP_TXP3
P_GPP_TXN3
P_UMI_TXP0
P_UMI_TXN0
P_UMI_TXP1
P_UMI_TXN1
P_UMI_TXP2
P_UMI_TXN2
P_UMI_TXP3
P_UMI_TXN3
P_ZVSS
EXP_A_RXN[0..15]
EXP_A_TXP[0..15]
EXP_A_TXN[0..15]
TX CAP close to CPU side
PLACE THESE CAP CLOSE TO APU.
EXP_A_RXP[0..15] <13>
EXP_A_RXN[0..15] <13>
EXP_A_TXP[0..15] <13>
EXP_A_TXN[0..15] <13>
ML_OP <24>
ML_ON <24>
PCIE1_OP <13>
PCIE1_ON <13>
A_TX0P <9>
A_TX0N <9>
A_TX1P <9>
A_TX1N <9>
A_TX2P <9>
A_TX2N <9>
A_TX3P <9>
A_TX3N <9>
5
4
3
2
1
B B
A A
Title
Title
Title
ize Document Number Rev
Size Document Number Rev
Size Document Number Rev
S
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
8
7
6
5
4
3
Date: Sheet of
2
APU GFX , GPP , UMI
APU GFX , GPP , UMI
APU GFX , GPP , UMI
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
6 27Wednesday, December 28, 2011
6 27Wednesday, December 28, 2011
6 27Wednesday, December 28, 2011
1
Gigabyte Confidential
Do not Copy
DDR15V=1.25V/1.35V/1.5V(DDR3)
VCORE VCORE DDR15V
FM1CPUD
FM1CPUD
VDD
VDD
VDD
M12
VDD
P12
VDD
H10
VDD
H6
VDD
U19
VDD
J11
VDD
J13
VDD
J15
VDD
J17
VDD
J19
VDD
J21
VDD
J5
VDD
K10
VDD
K12
VDD
K14
VDD
K16
VDD
K18
VDD
K20
VDD
K4
VDD
L11
VDD
W19
VDD
L15
VDD
L17
VDD
N19
VDD
L21
VDD
L3
VDD
L6
VDD
M1
VDD
M10
VDD
W13
VDD
M16
VDD
M18
VDD
M20
VDD
U21
VDD
M4
VDD
M7
VDD
N11
VDD
N21
VDD
P1
VDD
P10
VDD
P20
VDD
R11
VDD
R21
VDD
R3
VDD
R6
VDD
T1
VDD
T10
VDD
T12
VDD
T20
VDD
T4
VDD
T7
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
VCORE_NB
ABC4
ABC4
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VCORE_NB
ABC8
ABC8
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VDD
U11
VDD
U13
VDD
V1
VDD
V10
VDD
V12
VDD
V20
VDD
W11
VDD
W21
VDD
W3
VDD
W6
VDD
Y1
VDD
Y10
VDD
Y12
VDD
Y14
VDD
Y16
VDD
Y18
VDD
Y20
VDD
Y4
VDD
Y7
VDD
AA11
VDD
AA13
VDD
AA15
VDD
AA17
VDD
AA19
VDD
AA21
VDD
AB1
VDD
AB10
VDD
R13
VDD
AB14
VDD
AB16
VDD
AB18
VDD
R19
VDD
AC11
VDD
AC13
VDD
AC15
VDD
AC17
VDD
AC19
VDD
AC21
VDD
AC3
VDD
AC6
VDD
AD1
VDD
AD4
VDD
AD7
VDD
AF1
VDD
AG3
VDD
AG6
VDD
AH1
VDD
AH4
VDD
AH7
VDD
AK4
VDD
AK7
ABC9
ABC9
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
FM1CPUE
FM1CPUE
POWER
POWER
VDDIO
J26
VDDIO
J29
VDDIO
K24
VDDIO
K27
VDDIO
K30
VDDIO
L25
VDDIO
L28
VDDIO
L31
VDDIO
M23
VDDIO
M26
VDDIO
M29
VDDIO
N24
VDDIO
N27
VDDIO
N30
VDDIO
P22
VDDIO
P25
VDDIO
P28
VDDIO
P31
VDDIO
R23
VDDIO
R26
VDDIO
R29
VDDIO
T22
VDDIO
T24
VDDIO
T27
VDDIO
T30
VDDIO
U25
VDDIO
U28
VDDIO
U31
VDDIO
V22
VDDIO
V23
VDDIO
V26
VDDIO
V29
VDDIO
W24
VDDIO
W27
VDDIO
W30
VDDIO
Y22
VDDIO
Y25
VDDIO
Y28
VDDIO
Y31
VDDIO
AA23
VDDIO
AA26
VDDIO
AA29
VDDIO
AB22
VDDIO
AB24
VDDIO
AB27
VDDIO
AB30
VDDIO
AC23
VDDIO
AC25
VDDIO
AC28
VDDIO
AC31
VDDIO
M22
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
ABC5
ABC5
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VDDNB_CAP_1
VDDNB_CAP_2
VDDP_A_1
VDDP_A_2
VDDP_A_3
VDDP_A_4
VDDP_B_1
VDDP_B_2
VDDP_B_3
VDDP_B_4
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
VDDNB
FM1CPUF
FM1CPUF
VSS
VSS
VSS_1
A10
VSS_2
A12
VSS_3
A15
VSS_4
A18
VSS_5
A21
VSS_6
A24
VSS_7
A27
VSS_8
AL9
VSS_9
B10
VSS_10
B13
VSS_11
B16
VSS_12
B19
VSS_13
B22
VSS_14
B25
VSS_15
B28
VSS_16
B7
VSS_17
C11
VSS_18
C14
VSS_19
C17
VSS_20
C20
VSS_21
C23
VSS_22
C26
VSS_23
C29
VSS_24
C8
VSS_25
D12
VSS_26
D15
VSS_27
D18
VSS_28
D21
VSS_29
D24
VSS_30
D27
VSS_31
D30
VSS_32
D6
VSS_33
E10
VSS_34
E13
VSS_35
E16
VSS_36
E19
VSS_37
E22
VSS_38
E25
VSS_39
E28
VSS_40
E31
VSS_41
E7
VSS_42
F11
VSS_43
F14
VSS_44
F17
VSS_45
F20
VSS_46
F23
VSS_47
F26
VSS_48
F29
VSS_49
F9
VSS_50
G1
VSS_51
G12
VSS_52
G15
VSS_53
G18
VSS_54
G2
VSS_55
G21
VSS_56
G24
VSS_57
G27
VSS_58
G3
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
SAC8
SAC8
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VCORE_NB
APU_VDDPA
APU_VDDPA
APU_VDDPB
APU_VDDPB
VDDA25
Place close N13, M14 pin inside
the backplate cavity opeining.
FM1CPU
FM1CPU
ABC16
ABC16
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
ABC1
ABC1
0.22u/6/X7R/16V/K
0.22u/6/X7R/16V/K
ABC2
ABC2
3.3N/4/X7R/50V/K
3.3N/4/X7R/50V/K
VCORE
SAC6
SAC6
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
BUTTOM SIDE
SAC7
SAC7
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VDDA25
VDDA
AD12
VDDA
AE12
A3
A4
B3
B4
C1
C2
C3
C4
C5
D1
D2
D3
E1
E2
E3
F1
F2
F3
F4
SAC1 22u/8/X5R/6.3V/MSAC1 22u/8/X5R/6.3V/M
M14
SAC2 22u/8/X5R/6.3V/MSAC2 22u/8/X5R/6.3V/M
N13
AH10
AJ10
AK10
AL10
VDDR
AH11
VDDR
AJ11
VDDR
AK11
VDDR
AL11
J1
J2
J3
Check Power from AMD
J4
VDDR
H1
VDDR
H2
VDDR
H3
VDDR
H4
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
SAC9
SAC9
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
G30
G4
G8
H13
H16
H19
H22
H25
H28
H31
H5
H7
J10
J12
J14
J16
J18
J20
J22
J23
J8
K1
K11
V13
K15
K17
V19
K21
K7
L10
L12
L14
L16
L18
L20
L22
L9
M11
M13
M15
M17
M21
N10
N12
N20
N22
N3
N6
N9
P11
P21
P4
P7
R10
R12
R20
R22
R9
SAC10
SAC10
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
FM1CPUG
FM1CPUG
VSS
VSS
VSS
T11
VSS
T21
VSS
U10
VSS
U12
VSS
U20
VSS
U22
VSS
U3
VSS
U6
VSS
U9
VSS
V11
VSS
V21
VSS
V4
VSS
V7
VSS
W10
VSS
W12
VSS
W20
VSS
W22
VSS
W9
VSS
Y11
VSS
Y13
VSS
Y15
VSS
Y17
VSS
Y19
VSS
Y21
VSS
AA10
VSS
AA14
VSS
AA16
VSS
AA18
VSS
AA22
VSS
AA3
VSS
AA6
VSS
AA9
VSS
AB11
VSS
AB13
VSS
AB15
VSS
AB17
VSS
AB19
VSS
AB21
VSS
AB4
VSS
AB7
VSS
AC10
VSS
AC14
VSS
AC16
VSS
AC18
VSS
AC20
VSS
AC22
VSS
AC9
VSS
AD17
VSS
AD20
VSS
AD23
VSS
AD26
VSS
AD29
VSS
AE10
VSS
AE15
VSS
AE18
VSS
AE21
VSS
AE24
VSS
AE27
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
FM1_APU/[10SC1-A01905-01R_10SC1-A01905-02R]
SAC11
SAC11
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
SAC12
SAC12
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
AE3
AE30
AE6
AE9
AF12
AF14
AF16
AF19
AF22
AF25
AF28
AF31
AF4
AF7
AG17
AG20
AG23
AG26
AG29
AG9
AH13
AH15
AH18
AH21
AH24
AH27
AH30
AJ12
AJ14
AJ16
AJ19
AJ22
AJ25
AJ28
AJ3
AJ31
AJ6
AJ9
AK13
AK17
AK20
AK23
AK26
AK29
AL13
AL15
AL18
AL21
AL24
AL27
AL3
AL6
M19
P13
P19
T13
T19
SAC13
SAC13
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
AC15
AC15
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
DDR15V
SAC27
SAC27
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
APU_VDDPB
AC21
AC21
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
APU_VDDPB
AC12
AC12
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
ABC7
AC16
AC16
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
SAC28
SAC28
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
ABC10
ABC10
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
ABC6
ABC6
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
SAC29
SAC29
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
AC20
AC20
0.22U/6/X7R/16V/K/X
0.22U/6/X7R/16V/K/X
ABC7
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
SAC15
SAC15
180P/4/NPO/50V/J
180P/4/NPO/50V/J
AC19
AC19
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
SAC30
SAC30
0.22U/6/X7R/16V/K/X
0.22U/6/X7R/16V/K/X
AC18
AC18
1N/4/X7R/50V/K/X
1N/4/X7R/50V/K/X
SAC31
SAC31
0.22U/6/X7R/16V/K/X
0.22U/6/X7R/16V/K/X
AC17
AC17
1N/4/X7R/50V/K
1N/4/X7R/50V/K
SAC32
SAC32
4.7u/6/X5R/6.3V/K/X
4.7u/6/X5R/6.3V/K/X
AMD RM/BLUE/[12KRC-04K812-41R_12KRC-04K812-42R]
AMD RM/BLUE/[12KRC-04K812-41R_12KRC-04K812-42R]
SAC54
SAC54
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
SAC55
SAC55
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
ABC3
ABC3
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
AC10
AC10
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
AC11
AC11
0.22U/6/X7R/16V/K/X
0.22U/6/X7R/16V/K/X
AC9
AC9
180P/4/NPO/50V/J
180P/4/NPO/50V/J
SAC53
SAC53
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
APU_VDDPA
APU_VDDPA
AC27
AC27
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
AC31
AC31
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VCORE
SAC18
SAC18
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
VCORE
SAC16
SAC16
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
AC26
AC26
4.7u/6/X5R/6.3V/K/X
4.7u/6/X5R/6.3V/K/X
AC30
AC30
4.7u/6/X5R/6.3V/K/X
4.7u/6/X5R/6.3V/K/X
AC22
AC22
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
AC29
AC29
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
SAC14
SAC14
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SAC24
SAC24
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
AC32
AC32
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
AC28
AC28
0.22U/6/X7R/16V/K
0.22U/6/X7R/16V/K
SAC17
SAC17
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SABC9
SABC9
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
SAC47
SAC47
180P/4/NPO/50V/J
180P/4/NPO/50V/J
SAC43
SAC43
180P/4/NPO/50V/J/X
180P/4/NPO/50V/J/X
SAC19
SAC19
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SABC10
SABC10
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
SAC52
SAC52
1N/4/X7R/50V/K
1N/4/X7R/50V/K
SAC20
SAC20
22u/8/X5R/6.3V/M/X
22u/8/X5R/6.3V/M/X
SAC3
SAC3
180P/4/NPO/50V/J
180P/4/NPO/50V/J
Title
Title
Title
APU POWER & GND
APU POWER & GND
APU POWER & GND
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
SAC21
SAC21
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SAC5
SAC5
180P/4/NPO/50V/J
180P/4/NPO/50V/J
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
SAC23
SAC23
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
SAC4
SAC4
180P/4/NPO/50V/J/X
180P/4/NPO/50V/J/X
7 27Wednesday, December 28, 2011
7 27Wednesday, December 28, 2011
7 27Wednesday, December 28, 2011
SAC22
SAC22
22u/8/X5R/6.3V/M
22u/8/X5R/6.3V/M
Gigabyte Confidential
Do not Copy
8
D D
SMBDATA
SMBCLK
C205
C205
100p/4/NPO/50V/J/X
100p/4/NPO/50V/J/X
C C
C275 0.1u/4/Y5V/16V/ZC275 0.1u/4/Y5V/16V/Z
VCC3
C277 0.1u/4/X7R/16V/KC277 0.1u/4/X7R/16V/K
C279 0.1u/4/X7R/16V/KC279 0.1u/4/X7R/16V/K
B B
A A
DDR15V Decouple
DDR15V
SMBDATA<10,22>
MAAA[0..15]<4>
MEM_MA_RST-<4>
8
DDRVTT
C206
C206
100p/4/NPO/50V/J/X
100p/4/NPO/50V/J/X
DDR15V
VREFCA_A
VREFDQ_A
SMBCLK
SMBCLK<10,22>
SMBDATA
SBAA2
SBAA2<4>
SBAA1
SBAA1<4>
SBAA0
SBAA0<4>
CKEA1
CKEA1<4>
CKEA0
CKEA0<4>
-CSA1
-CSA1<4>
-CSA0
-CSA0<4>
-DCLKA2
-DCLKA2<4>
DCLKA2
DCLKA2<4>
-DCLKA1
-DCLKA1<4>
DCLKA1
DCLKA1<4>
MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
MEM_MA_RST-
-SCASA
-SCASA<4>
-SRASA
-SRASA<4>
-SWEA
-SWEA<4>
BC2
BC2
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC3
BC3
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC6
BC6
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
DDRVTT
7
DDR3_2
DDR3_2
120
VTT
240
VTT
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
80
VSS
83
VSS
86
VSS
89
VSS
92
VSS
95
VSS
98
VSS
101
VSS
104
VSS
107
VSS
110
VSS
113
VSS
116
VSS
119
VSS
121
VSS
124
VSS
127
VSS
130
VSS
133
VSS
136
VSS
139
VSS
142
VSS
145
VSS
148
VSS
151
VSS
154
VSS
157
VSS
160
VSS
163
VSS
166
VSS
199
VSS
202
VSS
205
VSS
208
VSS
211
VSS
214
VSS
217
VSS
220
VSS
223
VSS
226
VSS
229
VSS
232
VSS
235
VSS
239
VSS
51
VDD
54
VDD
57
VDD
60
VDD
62
VDD
65
VDD
66
VDD
69
VDD
72
VDD
75
VDD
78
VDD
170
VDD
173
VDD
176
VDD
179
VDD
182
VDD
183
VDD
186
VDD
189
VDD
191
VDD
194
VDD
197
VDD
236
VDDSPD
67
VREFCA
1
VREFDQ
118
SCL
238
SDA
237
SA1
117
SA0
52
BA2
190
BA1
71
BA0
169
CKE1
50
CKE0
76
S1*
193
S0*
64
CK1/NU*
63
CK1/NU
185
CK0*
184
CK0
188
A0
181
A1
61
A2
180
A3
59
A4
58
A5
178
A6
56
A7
177
A8
175
A9
70
A10/AP
55
A11
174
A12
196
A13
172
A14
171
A15
168
RESET*
74
CAS*
192
RAS*
73
WE*
DDRVTT Decouple
BC7
BC7
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC8
BC8
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC9
BC9
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
7
6
48
FREE
49
FREE
MEM_MA_HOT-
187
FREE
198
FREE
79
RSVD
MODT_A1
77
ODT1
MODT_A0
195
ODT0
68
NC/PAR_IN
53
NC/ERR_OUT
167
NC/TEST4
DQS0*
DQS1*
DQS2*
DQS3*
DQS4*
DQS5*
DQS6*
DQS7*
DQS8*
DM0/DQS9
NC/DQS9*
DM1/DQS10
NC/DQS10*
DM2/DQS11
NC/DQS11*
DM3/DQS12
NC/DQS12*
DM4/DQS13
NC/DQS13*
DM5/DQS14
NC/DQS14*
DM6/DQS15
NC/DQS15*
DM7/DQS16
NC/DQS16*
DM8/DQS17
NC/DQS17*
DDR3/240/BU/VA/D
DDR3/240/BU/VA/D
6
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
MA_CK0
39
CB0
MA_CK1
40
CB1
MA_CK2
45
CB2
MA_CK3
46
CB3
MA_CK4
158
CB4
MA_CK5
159
CB5
MA_CK6
164
CB6
MA_CK7
165
CB7
DQSA0
7
-DQSA0
6
DQSA1
16
-DQSA1
15
DQSA2
25
-DQSA2
24
DQSA3
34
-DQSA3
33
DQSA4
85
-DQSA4
84
DQSA5
94
-DQSA5
93
DQSA6
103
-DQSA6
102
DQSA7
112
-DQSA7
111
DQSA8
43
-DQSA8
42
DMA0
125
126
DMA1
134
135
DMA2
143
144
DMA3
152
153
DMA4
203
204
DMA5
212
213
DMA6
221
222
DMA7
230
231
DMA8
161
162
MDA0
3
DQ0
MDA1
4
DQ1
MDA2
9
DQ2
MDA3
10
DQ3
MDA4
122
DQ4
MDA5
123
DQ5
MDA6
128
DQ6
MDA7
129
DQ7
MDA8
12
DQ8
MDA9
13
DQ9
MDA10
18
MDA11
19
MDA12
131
MDA13
132
MDA14
137
MDA15
138
MDA16
21
MDA17
22
MDA18
27
MDA19
28
MDA20
140
MDA21
141
MDA22
146
MDA23
147
MDA24
30
MDA25
31
MDA26
36
MDA27
37
MDA28
149
MDA29
150
MDA30
155
MDA31
156
MDA32
81
MDA33
82
MDA34
87
MDA35
88
MDA36
200
MDA37
201
MDA38
206
MDA39
207
MDA40
90
MDA41
91
MDA42
96
MDA43
97
MDA44
209
MDA45
210
MDA46
215
MDA47
216
MDA48
99
MDA49
100
MDA50
105
MDA51
106
MDA52
218
MDA53
219
MDA54
224
MDA55
225
MDA56
108
MDA57
109
MDA58
114
MDA59
115
MDA60
227
MDA61
228
MDA62
233
MDA63
234
5
MEM_MA_HOT- <4>
MODT_A1 <4>
MODT_A0 <4>
-DQSA[0..8]
DQSA[0..8]
DMA[0..8]
MA_CK[0..7]
-DQSB[0..8]
DQSB[0..8]
DMB[0..8]
MB_CK[0..7]
DDR15V
R101
R101
1K/4/1
1K/4/1
R23
R23
1K/4/1
1K/4/1
DDR15V
R24
R24
1K/4/1
1K/4/1
R2
1K/4/1R21K/4/1
MDA[0..63] <4>
DDR15V Decouple
DDR15V
DDR15V
BC10
BC10
22U/8/X5R/6.3V/M
22U/8/X5R/6.3V/M
DDRVTT Decouple
DDRVTT
SMBus 0
Device
8-bit Address (hex)
DIMMA0
A0
DIMMA1
A4
DIMMB0
A2
DIMMB1
A6
DDRVTT
BC152
BC152
4.7u/6/X5R/6.3V/K
4.7u/6/X5R/6.3V/K
5
-DQSB[0..8] <4>
DQSB[0..8] <4>
DMB[0..8] <4>
MB_CK[0..7] <4>
Trace min 10/10
VREFDQ_A
Trace min 10/10
VREFCA_A
BC131
BC131
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC129
BC129
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC125
BC125
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
BC148
BC148
0.1u/4/Y5V/16V/Z
0.1u/4/Y5V/16V/Z
-DQSA[0..8] <4>
DQSA[0..8] <4>
DMA[0..8] <4>
MA_CK[0..7] <4>
VREFDQ_A
VREFCA_A
BC11
BC11
22U/8/X5R/6.3V/M
22U/8/X5R/6.3V/M
VCC3
C283 0.1u/4/X7R/16V/KC283 0.1u/4/X7R/16V/K
C285 0.1u/4/X7R/16V/KC285 0.1u/4/X7R/16V/K
4
DDRVTT
DDR15V
VREFCA_A
VREFDQ_A
SMBCLK
SMBCLK<10,22>
SMBDATA
SMBDATA<10,22>
VCC3
SBAB2
SBAB2<4>
SBAB1
SBAB1<4>
SBAB0
SBAB0<4>
CKEB1
CKEB1<4>
CKEB0
CKEB0<4>
-CSB1
-CSB1<4>
-CSB0
-CSB0<4>
-DCLKB2
-DCLKB2<4>
DCLKB2
DCLKB2<4>
-DCLKB1
-DCLKB1<4>
DCLKB1
DCLKB1<4>
MAAB[0..15]<4>
MEM_MB_RST-<4>
4
MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13
MAAB14
MAAB15
MEM_MB_RST-
-SCASB
-SCASB<4>
-SRASB
-SRASB<4>
-SWEB
-SWEB<4>
3
DDR3_1
DDR3_1
120
VTT
240
VTT
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
80
VSS
83
VSS
86
VSS
89
VSS
92
VSS
95
VSS
98
VSS
101
VSS
104
VSS
107
VSS
110
VSS
113
VSS
116
VSS
119
VSS
121
VSS
124
VSS
127
VSS
130
VSS
133
VSS
136
VSS
139
VSS
142
VSS
145
VSS
148
VSS
151
VSS
154
VSS
157
VSS
160
VSS
163
VSS
166
VSS
199
VSS
202
VSS
205
VSS
208
VSS
211
VSS
214
VSS
217
VSS
220
VSS
223
VSS
226
VSS
229
VSS
232
VSS
235
VSS
239
VSS
51
VDD
54
VDD
57
VDD
60
VDD
62
VDD
65
VDD
66
VDD
69
VDD
72
VDD
75
VDD
78
VDD
170
VDD
173
VDD
176
VDD
179
VDD
182
VDD
183
VDD
186
VDD
189
VDD
191
VDD
194
VDD
197
VDD
236
VDDSPD
67
VREFCA
1
VREFDQ
118
SCL
238
SDA
237
SA1
117
SA0
52
BA2
190
BA1
71
BA0
169
CKE1
50
CKE0
76
S1*
193
S0*
64
CK1/NU*
63
CK1/NU
185
CK0*
184
CK0
188
A0
181
A1
61
A2
180
A3
59
A4
58
A5
178
A6
56
A7
177
A8
175
A9
70
A10/AP
55
A11
174
A12
196
A13
172
A14
171
A15
168
RESET*
74
CAS*
192
RAS*
73
WE*
3
2
48
FREE
49
FREE
MEM_MB_HOT-
187
FREE
198
FREE
79
RSVD
MODT_B1
77
ODT1
MODT_B0
195
ODT0
68
NC/PAR_IN
53
NC/ERR_OUT
167
NC/TEST4
DQS0*
DQS1*
DQS2*
DQS3*
DQS4*
DQS5*
DQS6*
DQS7*
DQS8*
DM0/DQS9
NC/DQS9*
DM1/DQS10
NC/DQS10*
DM2/DQS11
NC/DQS11*
DM3/DQS12
NC/DQS12*
DM4/DQS13
NC/DQS13*
DM5/DQS14
NC/DQS14*
DM6/DQS15
NC/DQS15*
DM7/DQS16
NC/DQS16*
DM8/DQS17
NC/DQS17*
DDR3/240/BU/VA/D
DDR3/240/BU/VA/D
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
2
MB_CK0
39
CB0
MB_CK1
40
CB1
MB_CK2
45
CB2
MB_CK3
46
CB3
MB_CK4
158
CB4
MB_CK5
159
CB5
MB_CK6
164
CB6
MB_CK7
165
CB7
DQSB0
7
DQS0
-DQSB0
6
DQSB1
16
DQS1
-DQSB1
15
DQSB2
25
DQS2
-DQSB2
24
DQSB3
34
DQS3
-DQSB3
33
DQSB4
85
DQS4
-DQSB4
84
DQSB5
94
DQS5
-DQSB5
93
DQSB6
103
DQS6
-DQSB6
102
DQSB7
112
DQS7
-DQSB7
111
DQSB8
43
DQS8
-DQSB8
42
DMB0
125
126
DMB1
134
135
DMB2
143
144
DMB3
152
153
DMB4
203
204
DMB5
212
213
DMB6
221
222
DMB7
230
231
DMB8
161
162
MDB0
3
DQ0
MDB1
4
DQ1
MDB2
9
DQ2
MDB3
10
DQ3
MDB4
122
DQ4
MDB5
123
DQ5
MDB6
128
DQ6
MDB7
129
DQ7
MDB8
12
DQ8
MDB9
13
DQ9
MDB10
18
DQ10
MDB11
19
DQ11
MDB12
131
DQ12
MDB13
132
DQ13
MDB14
137
DQ14
MDB15
138
DQ15
MDB16
21
DQ16
MDB17
22
DQ17
MDB18
27
DQ18
MDB19
28
DQ19
MDB20
140
DQ20
MDB21
141
DQ21
MDB22
146
DQ22
MDB23
147
DQ23
MDB24
30
DQ24
MDB25
31
DQ25
MDB26
36
DQ26
MDB27
37
DQ27
MDB28
149
DQ28
MDB29
150
DQ29
MDB30
155
DQ30
MDB31
156
DQ31
MDB32
81
DQ32
MDB33
82
DQ33
MDB34
87
DQ34
MDB35
88
DQ35
MDB36
200
DQ36
MDB37
201
DQ37
MDB38
206
DQ38
MDB39
207
DQ39
MDB40
90
DQ40
MDB41
91
DQ41
MDB42
96
DQ42
MDB43
97
DQ43
MDB44
209
DQ44
MDB45
210
DQ45
MDB46
215
DQ46
MDB47
216
DQ47
MDB48
99
DQ48
MDB49
100
DQ49
MDB50
105
DQ50
MDB51
106
DQ51
MDB52
218
DQ52
MDB53
219
DQ53
MDB54
224
DQ54
MDB55
225
DQ55
MDB56
108
DQ56
MDB57
109
DQ57
MDB58
114
DQ58
MDB59
115
DQ59
MDB60
227
DQ60
MDB61
228
DQ61
MDB62
233
DQ62
MDB63
234
DQ63
DDR III CHANNEL A
DDR III CHANNEL A
DDR III CHANNEL A
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
GA-A55M-DS2 2.01
1
MEM_MB_HOT- <4>
MODT_B1 <4>
MODT_B0 <4>
MDB[0..63] <4>
8 27Wednesday, December 28, 2011
8 27Wednesday, December 28, 2011
8 27Wednesday, December 28, 2011
1
Loading...