Gericom A360 Hardware Functional Overview
4
Chapter
Hardware Functional Overview
4.1 Overview
The FIC A360 consist of several major functions and subsystems including:
• System Processor – implemented on the motherboard using the Intel Pentium-III or
Celeron with FC-PGA packaging at 100/133MHz system bus speed.
• System North Bridge Core Logic – implemented on the motherboard using the VIA
Twister chipset.
- SMA ( Share Memory Architecture )
- Savage IX AGP 3D Graphics Accelerator
• System South Bridge Core Logic – implemented on the motherboard using the VIA
VT82C686B PCI-to-ISA chipset.
- Enhanced IDE Interface for HDD, CD-ROM, and IDE Device Bay
- SoundBlaster/DirectSound AC97 Digital Audio Controller
- USB Interface for the external USB port
- Super I/O
• Clock Frequency Generator – implemented on the motherboard using the IMI 9806I
clock generator chip.
• Cache Memory Subsystem – implemented on-die on the Intel CPU.
• Video Subsystem – integrated on the motherboard using S3 Savage IX VGA chip and
on the LCD Panel for supporting the LCD and CRT.
• PCMCIA Subsystem – implemented on the motherboard using the O2Micro OZ6933
PCI-CARDBUS BRIDGE controller chip.
• Audio Subsystem – implement included on the VT82C686B.
• Keyboard and Pointing Device Subsystem – implemented on the AIO board, the
Keyboard assembly, and the Glidepad assembly.
• I/O Subsystem – implement included on the VT82C686B.
• Modem Feature Card – implemented on the motherboard via the mini-PCI bus
module socket.
• Power Subsystem – implemented on the battery board, LCD Inverter Board, Battery
Pack, and AC adapter.
• Micro -P Subsystem – implemented on the motherboard using Mitsubishi PMU07.
FIC A360 Service Manual 4-1
Hardware Functional Overview
4.2 System Hardware Block Diagram
P13
USB0
USB1
USB2
USB3
Intel
FC-PGA2
Tualatin
Processor
P3,4
VIA
TwisterT
552 mBGA
VT8603
P7,8
VIA
VT82C686B
352 mBGA
P9,10
32Bit PCI BUS
Audio DJ
OZ168
IDE BUS
RESERVE
CDROM
P31
AC-Link
ISA BUS
P32
SW
PCI&ISA
RES
P26
1394
LUCENT
FW323
DCIN
P43
P34
LCD
CRT
TV-OUT
Mini PCI
MODEM/
LAN
P24
RJ45
RJ11
P24P24
GTL
Terminator
P15
P16
P13
BM IDE
USB0
USB1
USB2
Blue Tooth
P6
TV
Encoder
CH7005
P30
P25
P25
P25
CPU
CORE
I/O
P5
CLOCKING
IMI9806C
P11
SDRAM
100/133MHZ
AC'97
CODEC
P27
AD1886
AMP
APA2020
P29
P12
P12
Mic IN
P44
HEADPHONE
SMBUS
PCMCIA
OZ6933
POWER
MIC2564A
P31
P19
P17
P18
PCMCIA SLOT0
P18
PCMCIA SLOT1
P18
Line-out
P30
DCIN CON
3VS/5VS/12VS
BATTERY
CHARGER
RTC CON
SUB BAT
INT K/B CON
GP CON
LED
POWER SW
DC/DC CON
P36
PMU3V/5V
P34
BAT CON
P41
PMU07
M38869
P35
Serial
PIC16C62
P20
P21
SERIAL
CON
FDD
P24
Parallel
PARALLEL
CON
FLASH
ROM
4M
W29C040
P21
P26
K/B CTRL
M38867
INT K/B GP
P23
P22
P41
EXT K/B
CON
P16
Figure 1-1 A360 Block Diagram
4-2 FIC A360 Service Manual
Hardware Functional Overview
4.3 Chipset Summary
The notebook consists of following major chipsets:
Controller Chip Vendor Description
Processor Intel FC-PGA Pentium III 933 / 1G / 1.3GMHz
FC-PGA Celeron 766 / 800MHz
Core Logic VIA Twister + VT82C686B
Video Controller S3 Savage IX
PCMCIA Controller O2Micro OZ6933
Supper I/O Controller VIA Integrated in South Bridge (VIA VT82C686B).
Audio Chip VIA Integrated in South Bridge (VIA VT82C686B)
Audio Amplifier APEC APA2020
Keyboard Controller Mitsubishi M38867
PMU Controller Mitsubishi PMU07, Mitsubishi M38867M(E)SA-xxxHP
Gas Gauge IC Included in PMU07
ROM BIOS SST 28SF040-12
Clock Generator IMI IMI 9806I
Temperature Sensor NS MAXIM-1617
USB Hub Integrated in South Bridge (VIA VT82C686B)
Modem (Type 3B) ASKEY 1456VQL19R-4 Mini-PCI Solution (Type-3B)
IEEE1394 Agere FW-323
4.4 System Processor (CPU)
The FIC A360 runs on Intel Pentium-III based on FC-PGA packaging. It supports CPU with
up to 1GHz clock speed rating. The processor operates in conjunction with the RAM and
ROM memory and the system control logic (e.g. VIA Twister) to process software
instructions (BIOS, Windows, and Applications).
4.4.1 Intel Pentium-III Features
Using Intel’s advanced 0.18 micron process technology, the Intel mobile Pentium III
processor is offered at speeds of 700MHz to 1GHz while still offering lower power for long
battery life. Other performance advancements include the addition of new Internet Streaming
SIMD instructions, the advanced transfer cache architecture, and a processor system bus
speed of 100MHz.
Intel Mobile Pentium III processor featuring Intel SpeedStep technology is the next dramatic
step towards achieving near desktop performance. This exciting new processor has two
performance modes and allows real-time dynamic switching of the voltage and frequency
between the modes. This occurs by switching the bus ratios, core operating voltage, and core
processor speeds without resetting the system.
There are two performance modes offered, Maximum Performance and Conserved
Performance. Maximum Performance mode provides near desktop performance and runs at
700, 750, 800 and 850 MHz. Conserved Performa nce mode provides the best balance
between performance and battery life and operates at a lower frequency of 550, 600, 650, 700
MHz. You can check the table of two performance modes as following.
FIC A360 Service Manual 4-3
Hardware Functional Overview
The integrated L2 cache is designed to help improve performa nce, and it complements the
system bus by providing critical data faster and reducing total system power consumption.
The Pentium III processor’s 64-bit wide Gunning Transceiver Logic (GTL+) system bus
provides a glue -less, point-to-point interface for an I/O bridge/memory controller.
Features summary of the Pentium-III CPU:
• Processor core/bus speeds
- Featuring Intel SpeedStep technology: Maximum Performance Mode at 1.60V
and Conserved Performance Mode at 1.35V
• Supports the Intel Architecture with Dynamic Execution
• On-die primary (L1) 16-Kbyte instruction cache and 16-Kbyte write -back data cache
• On-die second level L2 cache (256-Kbyte)
• Integrated GTL+ termination
64-bit data bus, 100-MHz operation
• Integrated math co-processor
• Intel Processor Serial Number
• Fully compatible with previous Intel microprocessors
- Binary compatible with all applications
- Support for MMX technology
- Support for Streaming SIMD Extensions enhances floating point, video, sound,
and 3-D application performance
• Power Management Features
- Qui ck Start for low power, low exit latency clock “throttling”
- Deep Sleep mode provide low power dissipation
• On-die thermal diode
4.4.2 Intel Celeron Features
The Intel Celeron processor is designed for uni-processor based Value PC and is binary
compatible with previous generation Intel architecture processors. The Intel Celeron
processor provides good performance for applications running on advanced operating systems
such as Windows 98 / Me , Windows NT / 2000, and UNIX. This is achieved by integrating
the best attributes of Intel processors – the dynamic execution performance of the P6 microarchitecture plus the capabilities of MMX technology – bringing a balanced level of
performance to the Value PC market segment.
Features summary of the Celeron CPU:
• Available up to 700 MHz core frequencies
• Integrated primary (L1) 16-Kbyte instruction cache and 16-Kbyte write back data cache
• Integrated second level (L2) cache 128-Kbyte ECC protected cache data array
• Intel’s latest Celeron processors in the FC-PGA package are manufactured using the
advanced 0.18 micron technology.
• Binary compatible with applications running on previous members of the Intel
microprocessor line.
• Supports the Intel Architecture with Dynamic Execution
• Specifically designed for uni-processor bas ed Value PC systems, with the capabilities of
MMX technology.
• Power Management Features. Quick Start for low power, low exit latency clock
“throttling” and Deep Sleep mode for extremely low power dissipation.
• Optimized for 32-bit applications running on advanced 32-bit operating systems.
4-4 FIC A360 Service Manual
Hardware Functional Overview
• UPGA-2 packaging technology for thin form factor notebook designs. Exposed die
enables more efficient heat dissipation.
• Low-Power GTL+ processor system bus interface. 64-bit data bus, 100-MHz operation.
• Integrated Intel Flo ating-Point Unit compatible with the IEEE Std 754
• Integrated thermal diode measuring processor temperature.
4.5 System Core Logic
The system core logic function of the notebook is implemented on the CPU module and
motherboard using the VIA S3 Savage IX AGPset. The VIA S3 Savage IX AGPset is
intended for the Pentium III processor platform and emerging 3D graphics/multimedia
applications. The VIA S3 Savage IX AGPset brings 100/133-MHz FSB (front-side bus),
ATA/33/66/100 HDD support in UDMA mode 2 & 4 and PC100/133 SDRAM performance
to entry-level Performance PCs.
4.5.1 VIA TWISTER Features
The VIA TWISTER Host Bridge provides a Host-to-PCI bridge, optimized DRAM controller
and data path, and an Accelerated Graphics Port (AGP) interface. AGP is a high performance,
component-level interconnect targeted at 3D graphics applications and is based on a set of
performance enhancements to PCI.
The VIA TWISTER functions and capabilities include:
Define Integrated Solutions for Value PC Mobile Designs
• Integrated VIA Apollo Pro133 and S3® Savaged IX in a single chip
• 64-bit Advanced Memory controller supporting PC100/PC133 SDRAM and VCM
• Combines with VIA VT82C686B PCI-LPC South Bridge for state -of-the-art power
management
High Performance CPU Interface
• Socket 370 support for Intel Pentium III, Celeron™ processors
• 66/100/133 MHz CPU Front Side Bus (FSB)
• Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking
regions
• Five outstanding transactions (four In-Order Queue IOQ) plus one output latch)
• Dynamic deferred transaction support
Advanced High Performance DRAM Controller
• DRAM interface runs synchronous (66/66, 100/100, 133/133) mode or pseudosynchronous (66/100, 100/66, 100/133, 133/100) mode with FSB
• Concurrent CPU, AGP, and PCI access
• Supports SDRAM and VCM SDRAM memory types
• Support 3 DIMMs or 6 banks for up to 1.5 GB of DRAM (256Mb DRAM technology)
• 64-bit data width
• Supports maximum 8-bank interleave (8 pages open simultaneously); banks are allocated
based on LRU
• SDRAM X-1-1-1-1-1-1-1 back-to-back accesses
FIC A360 Service Manual 4-5
Loading...