™
PRO-LINX
GS7005
Complete Serial Digital Video Receiver
DATA SHEET
FEATURES
• SMPTE 259M-C compliant
• fully integrated 270 Mb/s SDI receiver
• integrated cable equa lization (10 0m Belden 8 281 typica l)
• low power consumption (750mW typical)
• operates from 0°C to 85°C
• small footprint with minimal external components
• Lock and Carrier Detect output indications
• H timing signal output
• SMPTE descrambler and NRZI decoder may be
disabled for DVB - ASI applications
• ease of design use and adjustment free operation
APPLICATIONS
Limited space, low power SMPTE 259M-C or generic
270Mb/s serial to parallel interfaces; DVB-ASI 270Mb/s
receive interface; broadcast quality uncompressed video
interface for industrial and professional video equipment
such as video editing workstations.
DESCRIPTION
The GS7005 is a BiCMOS integrated circuit capable of
operating as a complete 270Mb/s Serial Digital Video
receiver. The GS7005 provides a complete serial digital
video receive solution while consuming only 750mW.
The serial data input accepts SMPTE 259M-C compliant
signals. An on-chip by-passable equalizer typically provides 100m of co-axial cable equalization. The clock
recovery is performed on chip with minimal external
components. The incoming serial data is decoded using an
NRZI decoder and SMPTE descrambler to provide SMPTE
125M compliant 27Mb/s parallel data outputs and clock.
ORDERING INFORMATION
PART NUMBER PACKAGE TEMPERATURE
GS7005 - CQT 52 pin MQFP 0°C to 85°C
GS7005 - CTT 52 pin MQFP Tape 0°C to 85°C
GS7005
C
1C2
LOCK
CD
SDI
SDI
SIGNAL
LOCK
DETECT
EQUALIZER
EQ
SLICER
MUX
NRZI
DECODER
DESCRAMBLER
SMPTE
f/10PLL
TRS
DETECTOR
S to P
PCLK
OUT
H
D
OUT[9:0}
10
BLOCK DIAGRAM
Revision Date: January 2001 Document No. 522 - 14 - 06
GENNUM CORPORATION P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 E-mail: info@gennum.com
www.gennum.com
ABSOLUTE MAXIMUM RATINGS
PARAMETER VALUE
Supply Voltage 5.5V
Input Voltage Range (any input) GND < V
IN
< V
DC Input Current (any one input) 10mA
Power Dissipation (V
= 5.25V) 1W
CC
Maximum Die Temperature 125°C
Operating Temperature Range 0°C <= T
Storage Temperature Range -65°C <= T
<= 85°C
A
<= 150°C
S
Lead Temperature (soldering 10s) 260°C
DC ELECTRICAL CHARACTERISTICS
VCC = 5V, TA = 25°C, unless otherwise specified.
Serial data rate = 270Mb/s, Parallel Data Rate = 27Mb/s, ƒ
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES TEST LEVEL
Positive Supply Voltage V
CC
Power Consumption P V
Supply Current
Logic Inputs - Low V
Logic Inputs - High V
I
CC
IL
IH
= 27MHz
PCLK
Operating
range
= 5.25V - 750 - mW 5
CC
VCC = 5.25V - 140 - mA 1
VCC = 5.25V - - 0.8 V 6
VCC = 4.75V 2 - - V 6
CC
GS7005
4.75 5.00 5.25 V 6
Logic Outputs - Low V
Logic Outputs - High V
OL
OH
VCC = 5.25V - - 0.5 V 1
VCC = 4.75V 2.4 - - V 1
TEST LEVELS
1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges.
2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using
correlated test.
3. Production test at room temperature and nominal supply voltage.
4. QA sample test.
5. Calculated result based on Level 1,2, or 3.
6. Not tested. Guaranteed by design simulations.
7. Not tested. Based on characterization of nominal parts.
8. Not tested. Based on existing design/characterization data of similar product.
GENNUM CORPORATION
2
522 - 14 - 06
AC ELECTRICAL CHARACTERISTICS
VCC = 5V, TA = 25°C, unless otherwise specified in ‘conditions’
Serial data rate = 270Mb/s, Parallel Data Rate = 27Mb/s, ƒ
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
PCLK
= 27MHz
NOTESTEST
LEVEL
Parallel Data - Rise/Fall Time t
PCLK Rising Edge to D
Centre t
OUT(N)
PCLK Rise/Fall Time t
R/F_DOUT
D
R/F_PCLKOUT
Input Return Loss LOSS
IN
CL = 20pF 1.0 - 6.0 ns 1 4, 7
- - ±5 ns 2, 3 4, 7
CL = 20pF 0.5 - 3.0 ns 1 4, 7
75Ω match
-17 - dB 7
5MHz to 270MHz
Asynchronous Lock Time t
Synchronous Lock Time t
LOCK_ASYNC
LOCK_SYNC
Input Jitter Tolerance t
Output PCLK Jitter t
J_PCLKOUT
J_SI
Pathological Input - 0.35 - U.I. 6 7
Pseudorandom
- - 250 ms 4 1
- - 10 µs 5 1
- 800 - ps p-p 1
Input
Pathological Input - 1000 - ps p-p 6 7
Error Free Cable Length Pseudorandom
- 100 - m 7
Input
Pathological Input 75 100 - m 6, 7 1
NOTES
1. Rise/Fall time is defined as the time for the signal to rise from 20% to 80% of the specified p-p value, or to fall from 80% to 20% of the
specified value.
2. Refer also to Figure 10.
3. This is the time difference between the rising edge of PCLK
and the centre of the bit period.
OUT
4. This is the time delay between a valid serial TRS signal on the input to the moment valid data appears on the parallel outputs.
5. This is the time for the PLL to re-lock when video streams are switched during the vertical blanking interval in accordance with SMPTE
RP168-1993. The two streams may be 180° out of phase with respect to one another, but pixel aligned.
6. This pathological pattern is defined in SMPTE RP178-1996, paragraphs 4.1 and 4.3.
7. "Error free" is defined as no single bit errors over a period of 10 minutes, using Belden 8281 Cable and 75Ω connections. The MIN
value is fully tested and the TYP value is based on using the EB7005 Evaluation Board.
GS7005
TEST LEVELS
1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges.
2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated
test.
3. Production test at room temperature and nominal supply voltage.
4. QA sample test.
5. Calculated result based on Level 1,2, or 3.
6. Not tested. Guaranteed by design simulations.
7. Not tested. Based on characterization of nominal parts.
8. Not tested. Based on existing design/characterization data of similar product.
3
GENNUM CORPORATION
522 - 14 - 06
TEST SETUP
TEKTRONIX
GigaBERT
1400
TRANSMITTER
TEKTRONIX
VIDEO SlGNAL
GENERATOR
DATA
DATA
CLOCK
VIDEO STREAM
WITH EDH
BELDEN 8281
GS9028
CABLE
DRIVER
CABLE
EB7005
BOARD
Fig. 1a T est Setup for Jitter Measurements
BELDEN 8281
CABLE
EB7005
BOARD
Fig. 1b Test Setup for Error-Free Cable Length
GS7005
TEKTRONIX
TDS 820
SCOPE
TRIGGER
EB9021
EDH ERROR
COUNTER
GENNUM CORPORATION
BELDEN 8281
HP 4195A
NETWORK
ANALYSER
CABLE
EB7005
BOARD
Fig. 1c T est Setup for Return Loss Measurements
4
522 - 14 - 06