How it Works
FREI
Loading...
LS 75
Datasheet
6 pgs88.85 Kb0

FREI LS 75 Datasheet

Download
Page 1
HD74LS75
Quadruple Bistable Latches
REJ03D0416-0300
Rev.3.00
May 10, 2006
Features
• Ordering Information
Part Name Package Type
HD74LS75P DILP-16 pin
HD74LS75FPEL SOP-16 pin (JEITA) Note: Please consult the sales office for the above package availability.
Package Code (Previous Code)
PRDP0016AE-B (DP-16FV)
PRSP0016DH-B (FP-16DAV)
Package Abbreviation
P —
FP EL (2,000 pcs/reel)
Taping Abbreviation (Quantity)
Pin Arrangement
1Q
1D
2D
Enable 3-4
V
CC
3D
4D
4Q
161
1Q
2
3
4
5
6
7
8
Q
Q
Q
Q
(Top view)
Q
15
14
13
12
11
10
9
2Q
2Q
Enable 1-2
GND
3Q
3Q
4Q
DG
DG
Q
Q
DG
DG
Q
Rev.3.00, May 10, 2006, page 1 of 5
Page 2
HD74LS75
Q
Function Table
Inputs Outputs
D G Q Q
L H L H H H H L X L Q0 Q0
H; high level, L; low level, X; irrelevant Q
; level of Q before the indicated steady-state input conditions were established.
0
; complement of Q0 or level of Q0 before the indicated steady-state input conditions were established.
Q
0
Circuit Schematic (1/4)
Data
To Other
Latch
Enable
Q
Absolute Maximum Ratings
Item Symbol Ratings Unit
Supply voltage VCC 7 V Input voltage VIN 7 V Power dissipation PT 400 mW Storage temperature Tstg –65 to +150 °C Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Recommended Operating Conditions
Item Symbol Min Typ Max Unit
Supply voltage VCC 4.75 5.00 5.25 V Output current Operating temperature Topr –20 25 75 °C
Pulse width tw 20 — — ns Setup time tsu 15 — — ns Hold time th 5 — — ns
IOH — — –400 µA IOL — — 8 mA
Rev.3.00, May 10, 2006, page 2 of 5
Page 3
HD74LS75
Electrical Characteristics
(Ta = –20 to +75 °C)
Item Symbol min. typ.* max. Unit Condition
Input voltage
Output voltage
D input — — 20 G input
Input current
D input — — –0.4 G input D input — — 0.1 G input
Short-circuit output current
Supply current** ICC — 6.3 12 mA VCC = 5.25 V
Input clamp voltage VIK — — –1.5 V VCC = 4.75 V, IIN = –18 mA Notes: * VCC = 5 V, Ta = 25°C ** I
is measured with all outputs open and all inputs grounded.
CC
VIH 2.0 — — V VIL — — 0.8 V
VOH 2.7 — — V
V
OL
IIH
IIL
I
I
— — 0.4 IOL = 4 mA — — 0.5
— — 80
— — –1.6
— — 0.4
µA VCC = 5.25 V, VI = 2.7 V
mA VCC = 5.25 V, VI = 0.4 V
mA VCC = 5.25 V, VI = 7 V
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
= –400 µA
I
OH
V
IOL = 8 mA
IOS –20 — –100 mA VCC = 5.25 V
VCC = 4.75 V, VIH = 2 V,
= 0.8 V
V
IL
Switching Characteristics
Item Symbol Inputs Outputs min. typ. max. Unit Condition
t
— 15 27
PLH
t
PHL
t
— 12 20
PLH
t
Propagation delay time
PHL
t
— 15 27
PLH
t
PHL
t
— 16 30
PLH
t
PHL
D Q
D Q
G Q
G Q
— 9 17
— 7 15
— 14 25
— 7 15
(VCC = 5 V, Ta = 25°C)
ns
ns
CL = 15 pF,
= 2 kΩ
R
ns
ns
L
Rev.3.00, May 10, 2006, page 3 of 5
Page 4
HD74LS75
Testing Method
Test Circuit
V
CC
D
Q
Q
G
Z
out
P.G.
= 50Ω
G
D
P.G.
Z
out
= 50Ω
Notes: 1. Test is put into the each flip-flop.
2. CL includes probe and jig capacitance.
3. All diodes are 1S2074(H).
Waveform
t
TLH
90%
D
10%
1.3 V 1.3 V
1µs 1µs
t
THL
90%
10%
t
su
t
TLH
t
THL
t
h
Q
Q
R
R
L
C
C
L
L
L
3V
1.3 V
0V
t
su
t
h
90%
90%
500ns
t
PLH
1.3 V 10%
500ns
t
PHL
t
PLH
1.3 V
10%
G
1.3 V
t
PHL
1.3 V
Q
1.3 V
t
Q
t
PHL
t
1.3 V
PHL
PLH
t
PLH
1.3 V
1.3 V
Notes: 1. Input pulse; D input: PRR = 500 kHz, G input; PRR = 1 MHz, t
≤ 10 ns,t
THL
3V
0V
V
OH
V
OL
V
OH
V
OL
≤ 10 ns.
TLH
2. When measuring propugati on delay times from the D input, the corresponding G input must be held high.
Rev.3.00, May 10, 2006, page 4 of 5
Page 5
HD74LS75
Package Dimensions
P-DIP16-6.3x19.2-2.54 1.05g
16 9
1 8
0.89
Z
e c
DP-16FVPRDP0016AE-B
D
b
3
b
p
RENESAS CodeJEITA Package Code Previous Code
P-SOP16-5.5x10.06-1.27 0.24g
RENESAS CodeJEITA Package Code Previous Code
FP-16DAVPRSP0016DH-B
MASS[Typ.]
MASS[Typ.]
E
A
1
A
L
θ
e
1
( Ni/Pd/Au plating )
Dimension in Millimeters
Reference
Symbol
e
1
D E A A
0.51
1
b
0.40 0.48
p
b
3
c
0.19 0.25 0.31
θ
e
2.29 2.54 2.79 Z L
2.54
MaxNomMin
7.62
19.2
20.32
6.3
7.4
5.06
0.56
1.30
0° 15°
1.12
*1
D
16 9
Index mark
E
E
H
*2
F
b
p
c
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.
Terminal cross section
81
Z
e
*3
b
p
xM
A
y
( Ni/Pd/Au plating )
1
A
Detail F
Dimension in Millimeters
Reference
L
1
Symbol
D E A
2
A
1
A b
θ
L
p
b
1
c c
1
θ
H
7.50 8.00
E
e x y Z L L
1
10.06
5.50
0.400.34
7.80
1.27
1.15
MaxNomMin
10.5
0.200.100.00
2.20
0.46
0.250.200.15
8°0°
0.12
0.15
0.80
0.900.700.50
Rev.3.00, May 10, 2006, page 5 of 5
Page 6
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
http://www.renesas.com
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0
Loading...
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use