
CSM-56F801
Development Module for Freescale DSP56F801

DOC-0334-010, REV D DECEMBER 2, 2005
Freescale Semiconductor, Inc.
CONTENTS
CAUTIONARY NOTES ..............................................................................................................3
TERMINOLOGY.........................................................................................................................3
CSM-56F801..............................................................................................................................4
GETTING STARTED..................................................................................................................5
REFERENCE DOCUMENTATION.............................................................................................5
CSM-56F801 OPERATION........................................................................................................6
MEMORY MAP......................................................................................................................6
POWER SUPPLY.................................................................................................................. 7
PWR.................................................................................................................................. 7
CONNECTOR J1............................................................................................................... 7
PWR_SEL.........................................................................................................................8
RESET SWITCH ................................................................................................................... 8
LOW-VOLTAGE DETECT..................................................................................................... 8
TIMING.................................................................................................................................. 9
COMMUNICATIONS............................................................................................................. 9
COM CONNECTOR......................................................................................................... 9
USER OPTIONS ................................................................................................................. 10
I/O CONNECTORS............................................................................................................. 10
JTAG / ONCE.................................................................................................................. 10
J1 CONNECTOR............................................................................................................. 11
APPENDIX A............................................................................................................................12
MECHANICAL DETAILS..................................................................................................... 12
APPENDIX B............................................................................................................................13
BILL OF MATERIALS.......................................................................................................... 13
FIGURES
Figure 1: PWR_SEL Jumper Settings.........................................................................................8
Figure 2: COM Connector........................................................................................................10
Figure 3: JTAG / OnCE BDM Connection.................................................................................11
Figure 4: MCU I/O Connector...................................................................................................11
TABLES
Table 1: Program Memory Map..................................................................................................6
Table 2: Data Memory Map........................................................................................................7
Table 3: COM Signal Connections ............................................................................................9
Table 4: User Option Jumper Settings......................................................................................10
2

DOC-0334-010, REV D DECEMBER 2, 2005
Freescale Semiconductor, Inc.
REVISION
Date Rev Comments
December 2, 2005 C Updated format and revision
CAUTIONARY NOTES
1) Electrostatic Discharge (ESD) prevention measures should be used when handling this
product. ESD damage is not a warranty repair item.
2) Axiom Manufacturing does not assume any liability arising out of the application or use of
any product or circuit described herein; neither does it convey any license under patent
rights or the rights of others.
3) EMC Information on the CSM-56F801 module:
a) This product as shipped from the factory with associated power supplies and cables, has
been verified to meet with requirements of CE and the FCC as a CLASS B product.
b) This product is designed and intended for use as a development platform for hardware
or software in an educational or professional laboratory.
c) In a domestic environment, this product may cause radio interference in which case the
user may be required to take adequate prevention measures.
d) Attaching additional wiring to this product or modifying the products operation from the
factory default as shipped may effect its performance and cause interference with nearby
electronic equipment. If such interference is detected, suitable mitigating measures
should be taken.
TERMINOLOGY
This development module uses option selection jumpers and cut-traces to setup default
configuration. Terminology for application of the option jumpers is as follows:
Jumper – a plastic shunt that connects 2 terminals electrically
Jumper on, in, or installed - jumper is installed such that 2 pins are connected together
Jumper off, out, or idle - jumper is installed on 1 pin only. It is recommended that
jumpers be idled by installing on 1 pin so they will not be lost.
Cut-Trace – a circuit trace connection between component pads. The circuit trace may
be cut using a razor knife to break the default connection. To reconnect the circuit,
simply install a suitably sized 0-ohm resistor or attach a wire across the pads.
3

DOC-0334-010, REV D DECEMBER 2, 2005
Freescale Semiconductor, Inc.
CSM-56F801
The CSM-56F801 is an evaluation or demonstration board for the DSP56F801 digital signal
processor. The included wall plug, DB9 serial cable, sample software tools, examples, and
debug monitor make application development quick and easy. A JTAG port is provided for
development tool application and is compatible with JTAG interface cables and software. A
40-pin MPU I/O connector allows connecting the CSM-56F801 module to an expanded
evaluation environment.
FEATURES
• DSP56F801 DSP, 48 LQFP
• 40 MIPS
• 16K Byte Data Flash
• 4K Byte Program Flash
• 2K Byte Boot Flash
• 2K Byte Data RAM
• 2K Byte Program RAM
• Low-Voltage Interrupt
• Internal Relaxation Oscillator
• 2 General Purpose Quad Timers
• 11 I/O Lines
• Embedded PLL
• SCI and SPI Ports
• JTAG/OnCE Port
• Two 4-Ch, 12-bit ADC
• 6-Ch, 15-bit Edge- or Center-Aligned PWM
• 40 pin connector provides access to MPU I/O signals
• Power Input Selection Jumper
• Regulated +3.3V power supply
• Optional power input from MPU I/O Port connector
• Optional power output through MPU I/O Port connector
• Optional Ceramic Resonator
• RS-232 Serial Port w/ DB9 Connector
• User Components Provided
• 3 Push Button Switches: 2 User, RESET
• 3 LED Indicators: 2 User, VDD
• Jumpers
• Disable User Functions
• Power Select
• Connectors
• 40-pin Connector
• 2.0mm Barrel Connector Power Input
• JTAG Connector
• DB9 Communications Connector
• Supplied with DB9 Serial Cable, Documentation (CD), Manual, and Wall plug type power supply.
Specifications:
Module Size 2.2” x 1.6”
Power Input: +9VDC @ 200 mA typical, +4 to +16VDC range
4

DOC-0334-010, REV D DECEMBER 2, 2005
Freescale Semiconductor, Inc.
GETTING STARTED
The CSM-56F801 single board computer is a fully assembled, fully functional development
module for the Freescale DSP56F801 digital signal processor. The module comes with a
serial cable, power supply, and installed binary monitor for stand-alone operation. Support
software for this development module is provided for Windows 95/98/NT/2000/XP operating
systems.
Users should be familiar with the hardware and software operation of the target MPU. Refer to
the DSP56F801 User Manual and Reference Manual for details on MPU operation. The
module’s purpose is to promote the features of the DSP56F801 and to assist the user in
quickly developing an application in a known working environment. Users should be familiar
with memory mapping, memory types, and embedded software design for quick, successful,
application development.
Use of the CSM-56F801 module requires Metrowerks CodeWarrior for Freescale DSP and an
Axiom Manufacturing JTAG cable. Both items are available in the CSM-56F801KIT. The
JTAG cable supports communications between the CSM-56F801 module and a standard PC.
REFERENCE DOCUMENTATION
Reference documents are provided on the support CD in Acrobat Reader format.
CSM56F801_SCH_B.pdf CSM-56F801 Module Schematic Rev B
CSM56F801_UG.pdf CSM-56F801 User Guide (this document)
DSP56F801-7UM.pdf DSP56F80x Users Manual
DPSP56F801.pdf Technical Data Sheet
DSOP56F800.pdf DSOP56F800 Family Manual
AN1909.pdf Multiple Target Features Using CodeWarrior
5