Freescale MCF5280, MCF5281 User Guide

MCF5282 ColdFire® Microcontroller

User’s Manual

Devices Supported:

MCF5280
MCF5281

MCF5282UM

Rev. 2.3
11/2004

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

[e-mail]

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
[phone] or [phone]
[e-mail]

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
[phone] (English)
[phone] (English)
[phone] (German)
[phone] (French)
[e-mail]

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or [phone]
[e-mail]

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
[phone]
[e-mail]

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: [phone]
[e-mail]

Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There
are no express or implied copyright licenses granted hereunder to design
or fabricate any integrated circuits or integrated circuits based on the
information in this document.

Freescale Semiconductor reserves the right to make changes without
further notice to any products herein. Freescale Semiconductor makes no
warranty, representation or guarantee regarding the suitability of its
products for any particular purpose, nor does Freescale Semiconductor
assume any liability arising out of the application or use of any product or
circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters that
may be provided in Freescale Semiconductor data sheets and/or
specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including
“Typicals”, must be validated for each customer application by customer’s
technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor
products are not designed, intended, or authorized for use as
components in systems intended for surgical implant into the body, or
other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should
Buyer purchase or use Freescale Semiconductor products for any such
unintended or unauthorized application, Buyer shall indemnify and hold
Freescale Semiconductor and its officers, employees, subsidiaries,
affiliates, and distributors harmless against all claims, costs, damages,
and expenses, and reasonable attorney fees arising out of, directly or
indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
Semiconductor was negligent regarding the design or manufacture of the
part.

Learn More: For more information about Freescale products, please
visit www.freescale.com.

Freescale™ and the Freescale logo are trademarks of Freescale
Semiconductor, Inc. All other product or service names are the property
of their respective owners.

© Freescale Semiconductor, Inc. 2004

MCF5282UM
Rev. 2.3
11/2004

Overview

1

ColdFire Core

Enhanced Multiply-Accumulate Unit (EMAC)

Cache

Static RAM (SRAM)

ColdFire Flash Module (CFM)

Power Management

System Control Module (SCM)

Clock Module

Interrupt Controller Modules

Edge Port Module (EPORT)

Chip Select Module

External Interface Module (EIM)

Signal Descriptions

Synchronous DRAM Controller Module

2

3

4

5

6

7

8

9

10

11

12

13

14

15

DMA Controller Module

Fast Ethernet Controller (FEC)

Watchdog Timer Module

Programmable Interrupt Timer (PIT) Modules

General Purpose Timer (GPT) Modules

DMA Timers

Queued Serial Peripheral Interface Module (QSPI)

UART Modules

2

C Module

I

FlexCAN Module

General Purpose I/O Module

Chip Configuration Module (CCM)

Queued Analog-to-Digital Converter (QADC)

Reset Controller Module

16

17

18

19

20

21

22

23

24

25

26

27

28

29

Debug Support

IEEE 1149.1 Test Access Port (JTAG)

Mechanical Data

Electrical Characteristics

Appendix A: List of Memory Maps

Index

30

31

32

33

A

IND

1

Overview

2

3

4

5

6

7

8

9

10

11

12

13

14

15

ColdFire Core

Enhanced Multiply-Accumulate Unit (EMAC)

Cache

Static RAM (SRAM)

ColdFire Flash Module (CFM)

Power Management

System Control Module (SCM)

Clock Module

Interrupt Controller Modules

Edge Port Module (EPORT)

Chip Select Module

External Interface Module (EIM)

Signal Descriptions

Synchronous DRAM Controller Module

16

17

18

19

20

21

22

23

24

25

26

27

28

29

DMA Controller Module

Fast Ethernet Controller (FEC)

Watchdog Timer Module

Programmable Interrupt Timer (PIT) Modules

General Purpose Timer (GPT) Modules

DMA Timers

Queued Serial Peripheral Interface Module (QSPI)

UART Modules

2

C Module

I
FlexCAN Module

General Purpose I/O Module

Chip Configuration Module (CCM)

Queued Analog-to-Digital Converter (QADC)

Reset Controller Module

30

31

32

33

A

IND

Debug Support

IEEE 1149.1 Test Access Port (JTAG)

Mechanical Data

Electrical Characteristics

Appendix A: List of Memory Maps

Index

Contents

Paragraph
Number

Title

Page

Number

Chapter 1

Overview

1.1 MCF5282 Key Features.................................................................................................. 1-1

1.1.1 Version 2 ColdFire Core............................................................................................. 1-7

1.1.1.1 Cache ...................................................................................................................... 1-7

1.1.1.2 SRAM..................................................................................................................... 1-7

1.1.1.3 Flash........................................................................................................................ 1-8

1.1.1.4 Debug Module ........................................................................................................ 1-8

1.1.2 System Control Module.............................................................................................. 1-8

1.1.3 External Interface Module (EIM) ............................................................................... 1-9

1.1.4 Chip Select.................................................................................................................. 1-9

1.1.5 Power Management .................................................................................................... 1-9

1.1.6 General Input/Output Ports......................................................................................... 1-9

1.1.7 Interrupt Controllers (INTC0/INTC1)........................................................................ 1-9

1.1.8 SDRAM Controller..................................................................................................... 1-9

1.1.9 Test Access Port........................................................................................................ 1-10

1.1.10 UART Modules......................................................................................................... 1-10

1.1.11 DMA Timers (DTIM0-DTIM3) ............................................................................... 1-11

1.1.12 General-Purpose Timers (GPTA/GPTB).................................................................. 1-11

1.1.13 Periodic Interrupt Timers (PIT0-PIT3)..................................................................... 1-11

1.1.14 Software Watchdog Timer........................................................................................ 1-11

1.1.15 Phase Locked Loop (PLL)........................................................................................ 1-11

1.1.16 DMA Controller........................................................................................................ 1-11

1.1.17 Reset.......................................................................................................................... 1-12

1.2 MCF5282-Specific Features ......................................................................................... 1-12

1.2.1 Fast Ethernet Controller (FEC)................................................................................. 1-12

1.2.2 FlexCAN................................................................................................................... 1-12

1.2.3 I2C Bus...................................................................................................................... 1-12

1.2.4 Queued Serial Peripheral Interface (QSPI)............................................................... 1-12

1.2.5 Queued Analog-to-Digital Converter (QADC) ........................................................ 1-13

Chapter 2

ColdFire Core

2.1 Processor Pipelines ......................................................................................................... 2-1

2.2 Processor Register Description....................................................................................... 2-2

2.2.1 User Programming Model .......................................................................................... 2-2

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor v

Contents

Paragraph
Number

2.2.1.1 Data Registers (D0–D7) ......................................................................................... 2-2

2.2.1.2 Address Registers (A0–A6).................................................................................... 2-2

2.2.1.3 Stack Pointer (A7) .................................................................................................. 2-2

2.2.1.4 Program Counter (PC) ............................................................................................ 2-3

2.2.1.5 Condition Code Register (CCR)............................................................................. 2-3

2.2.2 Programming Model ................................................................................................. 2-4

2.2.3 Supervisor Programming Model................................................................................. 2-4

2.2.3.1 Status Register (SR)................................................................................................ 2-5

2.2.3.2 Supervisor/User Stack Pointers (A7 and OTHER_A7).......................................... 2-6

2.2.3.3 Vector Base Register (VBR) .................................................................................. 2-6

2.2.3.4 Cache Control Register (CACR) ............................................................................ 2-6

2.2.3.5 Access Control Registers (ACR0, ACR1).............................................................. 2-7

2.2.3.6 Memory Base Address Registers (RAMBAR, FLASHBAR)................................ 2-7

2.3 Programming Model ....................................................................................................... 2-7

2.4 Additions to the Instruction Set Architecture ................................................................. 2-8

2.5 Exception Processing Overview ..................................................................................... 2-8

2.6 Exception Stack Frame Definition................................................................................ 2-10

2.7 Processor Exceptions .................................................................................................... 2-11

2.7.1 Access Error Exception ............................................................................................ 2-11

2.7.2 Address Error Exception........................................................................................... 2-12

2.7.3 Illegal Instruction Exception..................................................................................... 2-12

2.7.4 Divide-By-Zero......................................................................................................... 2-12

2.7.5 Privilege Violation.................................................................................................... 2-12

2.7.6 Trace Exception ........................................................................................................ 2-12

2.7.7 Unimplemented Line-A Opcode............................................................................... 2-13

2.7.8 Unimplemented Line-F Opcode ............................................................................... 2-13

2.7.9 Debug Interrupt......................................................................................................... 2-13

2.7.10 RTE and Format Error Exception............................................................................. 2-13

2.7.11 TRAP Instruction Exception..................................................................................... 2-13

2.7.12 Interrupt Exception ................................................................................................... 2-14

2.7.13 Fault-on-Fault Halt ................................................................................................... 2-14

2.7.14 Reset Exception ........................................................................................................ 2-14

2.8 Instruction Execution Timing ....................................................................................... 2-19

2.8.1 Timing Assumptions................................................................................................. 2-19

2.8.2 MOVE Instruction Execution Times ........................................................................ 2-20

2.9 Standard One Operand Instruction - Execution Times................................................. 2-21

2.10 Standard Two Operand Instruction - Execution Times ................................................ 2-22

2.11 Miscellaneous Instruction Execution Times................................................................. 2-24

2.12 EMAC Instruction Execution Times ............................................................................ 2-24

2.13 Branch Instruction Execution Times ............................................................................ 2-26

2.14 ColdFire Instruction Set Architecture Enhancements .................................................. 2-26

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

vi Freescale Semiconductor

Contents

Paragraph
Number

Title

Page

Number

Chapter 3

Enhanced Multiply-Accumulate Unit (EMAC)

3.1 Multiply-Accumulate Unit.............................................................................................. 3-1

3.2 Introduction to the MAC................................................................................................. 3-2

3.3 General Operation........................................................................................................... 3-3

3.4 Memory Map/Register Set.............................................................................................. 3-3

3.4.1 MAC Status Register (MACSR)................................................................................. 3-3

3.4.1.1 Fractional Operation Mode..................................................................................... 3-5

3.4.2 Mask Register (MASK).............................................................................................. 3-7

3.5 MAC Instruction Set Summary ...................................................................................... 3-8

3.5.1 MAC Instruction Execution Times............................................................................. 3-8

3.5.2 Data Representation.................................................................................................... 3-8

3.5.3 MAC Opcodes ............................................................................................................ 3-9

Chapter 4

Cache

4.1 Cache Features................................................................................................................ 4-1

4.2 Cache Physical Organization .......................................................................................... 4-1

4.3 Cache Operation ............................................................................................................. 4-2

4.3.1 Interaction with Other Modules.................................................................................. 4-2

4.3.2 Memory Reference Attributes .................................................................................... 4-3

4.3.3 Cache Coherency and Invalidation............................................................................. 4-3

4.3.4 Reset............................................................................................................................ 4-3

4.3.5 Cache Miss Fetch Algorithm/Line Fills...................................................................... 4-3

4.4 Cache Programming Model ............................................................................................ 4-5

4.4.1 Cache Registers Memory Map ................................................................................... 4-5

4.4.2 Cache Registers........................................................................................................... 4-6

4.4.2.1 Cache Control Register (CACR) ............................................................................ 4-6

4.4.2.2 Access Control Registers (ACR0, ACR1).............................................................. 4-9

Chapter 5

Static RAM (SRAM)

5.1 SRAM Features............................................................................................................... 5-1

5.2 SRAM Operation ............................................................................................................ 5-1

5.3 SRAM Programming Model........................................................................................... 5-1

5.3.1 SRAM Base Address Register (RAMBAR)............................................................... 5-1

5.3.2 SRAM Initialization.................................................................................................... 5-3

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor vii

Contents

Paragraph
Number

5.3.3 SRAM Initialization Code .......................................................................................... 5-3

5.3.4 Power Management .................................................................................................... 5-4

Title

Page

Number

Chapter 6

ColdFire Flash Module (CFM)

6.1 Features........................................................................................................................... 6-1

6.2 Block Diagram................................................................................................................ 6-1

6.3 Memory Map .................................................................................................................. 6-4

6.3.1 CFM Configuration Field ........................................................................................... 6-5

6.3.2 Flash Base Address Register (FLASHBAR).............................................................. 6-5

6.3.3 CFM Registers ............................................................................................................ 6-7

6.3.4 Register Descriptions.................................................................................................. 6-8

6.3.4.1 CFM Configuration Register (CFMCR)................................................................. 6-8

6.3.4.2 CFM Clock Divider Register (CFMCLKD)........................................................... 6-9

6.3.4.3 CFM Security Register (CFMSEC)...................................................................... 6-10

6.3.4.4 CFM Protection Register (CFMPROT)................................................................ 6-12

6.3.4.5 CFM Supervisor Access Register (CFMSACC) .................................................. 6-13

6.3.4.6 CFM Data Access Register (CFMDACC) ........................................................... 6-14

6.3.4.7 CFM User Status Register (CFMUSTAT) ........................................................... 6-15

6.3.4.8 CFM Command Register (CFMCMD)................................................................. 6-16

6.4 CFM Operation ............................................................................................................. 6-16

6.4.1 Read Operations........................................................................................................ 6-17

6.4.2 Write Operations....................................................................................................... 6-17

6.4.3 Program and Erase Operations ................................................................................. 6-17

6.4.3.1 Setting the CFMCLKD Register .......................................................................... 6-17

6.4.3.2 Program, Erase, and Verify Sequences................................................................. 6-18

6.4.3.3 Flash Valid Commands......................................................................................... 6-19

6.4.3.4 Flash User Mode Illegal Operations ..................................................................... 6-22

6.4.4 Stop Mode................................................................................................................. 6-22

6.4.5 Master Mode............................................................................................................. 6-23

6.5 Flash Security Operation .............................................................................................. 6-23

6.5.1 Back Door Access..................................................................................................... 6-24

6.5.2 Erase Verify Check................................................................................................... 6-24

6.6 Reset.............................................................................................................................. 6-24

6.7 Interrupts....................................................................................................................... 6-24

Chapter 7

Power Management

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

viii Freescale Semiconductor

Contents

Paragraph
Number

7.1 Features........................................................................................................................... 7-1

7.2 Memory Map and Registers............................................................................................ 7-1

7.2.1 Programming Model................................................................................................... 7-1

7.2.2 Memory Map .............................................................................................................. 7-2

7.2.3 Register Descriptions.................................................................................................. 7-2

7.2.3.1 Low-Power Interrupt Control Register (LPICR).................................................... 7-2

7.2.3.2 Low-Power Control Register (LPCR) .................................................................... 7-4

7.3 Functional Description.................................................................................................... 7-5

7.3.1 Low-Power Modes...................................................................................................... 7-5

7.3.1.1 Run Mode ............................................................................................................... 7-5

7.3.1.2 Wait Mode .............................................................................................................. 7-6

7.3.1.3 Doze Mode.............................................................................................................. 7-6

7.3.1.4 Stop Mode............................................................................................................... 7-6

7.3.1.5 Peripheral Shut Down............................................................................................. 7-6

7.3.2 Peripheral Behavior in Low-Power Modes ................................................................ 7-6

7.3.2.1 ColdFire Core ......................................................................................................... 7-6

7.3.2.2 Static Random-Access Memory (SRAM) .............................................................. 7-6

7.3.2.3 Flash........................................................................................................................ 7-7

7.3.2.4 System Control Module (SCM).............................................................................. 7-7

7.3.2.5 SDRAM Controller (SDRAMC) ............................................................................ 7-7

7.3.2.6 Chip Select Module ................................................................................................ 7-7

7.3.2.7 DMA Controller (DMAC0–DMA3)....................................................................... 7-7

7.3.2.8 UART Modules (UART0, UART1, and UART2) ................................................. 7-8

7.3.2.9 I2C Module............................................................................................................. 7-8

7.3.2.10 Queued Serial Peripheral Interface (QSPI)............................................................. 7-8

7.3.2.11 DMA Timers (DMAT0–DMAT3) ......................................................................... 7-8

7.3.2.12 Interrupt Controllers (INTC0, INTC1) ................................................................... 7-9

7.3.2.13 Fast Ethernet Controller (FEC)............................................................................... 7-9

7.3.2.14 I/O Ports.................................................................................................................. 7-9

7.3.2.15 Reset Controller ...................................................................................................... 7-9

7.3.2.16 Chip Configuration Module.................................................................................... 7-9

7.3.2.17 Clock Module ....................................................................................................... 7-10

7.3.2.18 Edge Port .............................................................................................................. 7-10

7.3.2.19 Watchdog Timer ................................................................................................... 7-10

7.3.2.20 Programmable Interrupt Timers (PIT0, PIT1, PIT2 and PIT3) ............................ 7-10

7.3.2.21 Queued Analog-to-Digital Converter (QADC) .................................................... 7-11

7.3.2.22 General Purpose Timers (GPTA and GPTB) ....................................................... 7-11

7.3.2.23 FlexCAN............................................................................................................... 7-11

7.3.2.24 ColdFire Flash Module ......................................................................................... 7-13

7.3.2.25 BDM ..................................................................................................................... 7-13

7.3.2.26 JTAG..................................................................................................................... 7-13

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor ix

Contents

Paragraph
Number

7.3.3 Summary of Peripheral State During Low-Power Modes........................................ 7-13

Title

Page

Number

Chapter 8

System Control Module (SCM)

8.1 Overview......................................................................................................................... 8-1

8.2 Features........................................................................................................................... 8-1

8.3 Memory Map and Register Definition............................................................................ 8-1

8.4 Register Descriptions...................................................................................................... 8-2

8.4.1 Internal Peripheral System Base Address Register (IPSBAR)................................... 8-2

8.4.2 Memory Base Address Register (RAMBAR) ............................................................ 8-3

8.4.3 Core Reset Status Register (CRSR)............................................................................ 8-4

8.4.4 Core Watchdog Control Register (CWCR) ................................................................ 8-5

8.4.5 Core Watchdog Service Register (CWSR)................................................................. 8-7

8.5 Internal Bus Arbitration .................................................................................................. 8-7

8.5.1 Overview..................................................................................................................... 8-8

8.5.2 Arbitration Algorithms ............................................................................................... 8-9

8.5.2.1 Round-Robin Mode ................................................................................................ 8-9

8.5.2.2 Fixed Mode............................................................................................................. 8-9

8.5.3 Bus Master Park Register (MPARK).......................................................................... 8-9

8.6 System Access Control Unit (SACU)........................................................................... 8-11

8.6.1 Overview................................................................................................................... 8-11

8.6.2 Features..................................................................................................................... 8-11

8.6.3 Memory Map/Register Definition ............................................................................ 8-12

8.6.3.1 Master Privilege Register (MPR) ........................................................................ 8-13

8.6.3.2 Peripheral Access Control Registers (PACR 0–PACR8)..................................... 8-13

8.6.3.3 Grouped Peripheral Access Control Registers (GPACR0 & GPACR1).............. 8-15

Chapter 9

Clock Module

9.1 Features........................................................................................................................... 9-1

9.2 Modes of Operation ........................................................................................................ 9-1

9.2.1 Normal PLL Mode...................................................................................................... 9-1

9.2.2 1:1 PLL Mode............................................................................................................. 9-1

9.2.3 External Clock Mode.................................................................................................. 9-1

9.3 Low-power Mode Operation .......................................................................................... 9-1

9.4 Block Diagram................................................................................................................ 9-2

9.5 Signal Descriptions ......................................................................................................... 9-4

9.5.1 EXTAL ....................................................................................................................... 9-4

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

x Freescale Semiconductor

Contents

Paragraph
Number

9.5.2 XTAL.......................................................................................................................... 9-5

9.5.3 CLKOUT .................................................................................................................... 9-5

9.5.4 CLKMOD[1:0] ........................................................................................................... 9-5

9.5.5 RSTOUT..................................................................................................................... 9-5

9.6 Memory Map and Registers............................................................................................ 9-5

9.6.1 Module Memory Map................................................................................................. 9-5

9.6.2 Register Descriptions.................................................................................................. 9-6

9.6.2.1 Synthesizer Control Register (SYNCR) ................................................................. 9-6

9.6.2.2 Synthesizer Status Register (SYNSR) .................................................................... 9-8

9.7 Functional Description.................................................................................................. 9-10

9.7.1 System Clock Modes ................................................................................................ 9-10

9.7.2 Clock Operation During Reset.................................................................................. 9-11

9.7.3 System Clock Generation ......................................................................................... 9-11

9.7.4 PLL Operation .......................................................................................................... 9-11

9.7.4.1 Phase and Frequency Detector (PFD)................................................................... 9-12

9.7.4.2 Charge Pump/Loop Filter ..................................................................................... 9-13

9.7.4.3 Voltage Control Output (VCO) ............................................................................ 9-13

9.7.4.4 Multiplication Factor Divider (MFD)................................................................... 9-13

9.7.4.5 PLL Lock Detection ............................................................................................. 9-13

9.7.4.6 PLL Loss of Lock Conditions............................................................................... 9-14

9.7.4.7 PLL Loss of Lock Reset ....................................................................................... 9-15

9.7.4.8 Loss of Clock Detection ....................................................................................... 9-15

9.7.4.9 Loss of Clock Reset .............................................................................................. 9-15

9.7.4.10 Alternate Clock Selection ..................................................................................... 9-15

9.7.4.11 Loss of Clock in Stop Mode ................................................................................. 9-16

Title

Page

Number

Chapter 10

Interrupt Controller Modules

10.1 68K/ColdFire Interrupt Architecture Overview ........................................................... 10-1

10.1.1 Interrupt Controller Theory of Operation ................................................................. 10-2

10.1.1.1 Interrupt Recognition............................................................................................ 10-3

10.1.1.2 Interrupt Prioritization .......................................................................................... 10-3

10.1.1.3 Interrupt Vector Determination ............................................................................ 10-3

10.2 Memory Map ................................................................................................................ 10-4

10.3 Register Descriptions.................................................................................................... 10-5

10.3.1 Interrupt Pending Registers (IPRHn, IPRLn)........................................................... 10-5

10.3.2 Interrupt Mask Register (IMRHn, IMRLn) .............................................................. 10-7

10.3.3 Interrupt Force Registers (INTFRCHn, INTFRCLn)............................................... 10-8

10.3.4 Interrupt Request Level Register (IRLRn) ............................................................. 10-10

10.3.5 Interrupt Acknowledge Level and Priority Register (IACKLPRn)........................ 10-10

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xi

Contents

Paragraph
Number

10.3.6 Interrupt Control Register (ICRnx, (x = 1, 2,..., 63)).............................................. 10-11

10.3.6.1 Interrupt Sources................................................................................................. 10-11

10.3.7 Software and Level n IACK Registers (SWIACKR, L1IACK–L7IACK)............. 10-15

10.4 Prioritization Between Interrupt Controllers .............................................................. 10-16

10.5 Low-Power Wakeup Operation .................................................................................. 10-16

Title

Page

Number

Chapter 11

Edge Port Module (EPORT)

11.1 Introduction................................................................................................................... 11-1

11.2 Low-Power Mode Operation ........................................................................................ 11-1

11.3 Interrupt/General-Purpose I/O Pin Descriptions........................................................... 11-2

11.4 Memory Map and Registers.......................................................................................... 11-3

11.4.1 Memory Map ............................................................................................................ 11-3

11.4.2 Registers.................................................................................................................... 11-3

11.4.2.1 EPORT Pin Assignment Register (EPPAR)......................................................... 11-3

11.4.2.2 EPORT Data Direction Register (EPDDR) .......................................................... 11-4

11.4.2.3 Edge Port Interrupt Enable Register (EPIER) ...................................................... 11-5

11.4.2.4 Edge Port Data Register (EPDR).......................................................................... 11-5

11.4.2.5 Edge Port Pin Data Register (EPPDR) ................................................................. 11-6

11.4.2.6 Edge Port Flag Register (EPFR)........................................................................... 11-6

Chapter 12

Chip Select Module

12.1 Overview....................................................................................................................... 12-1

12.2 Chip Select Module Signals.......................................................................................... 12-1

12.3 Chip Select Operation................................................................................................... 12-3

12.3.1 General Chip Select Operation ................................................................................. 12-3

12.3.1.1 8-, 16-, and 32-Bit Port Sizing.............................................................................. 12-4

12.3.1.2 External Boot Chip Select Operation ................................................................... 12-4

12.4 Chip Select Registers .................................................................................................... 12-5

12.4.1 Chip Select Module Registers................................................................................... 12-6

12.4.1.1 Chip Select Address Registers (CSAR0–CSAR6) ............................................... 12-6

12.4.1.2 Chip Select Mask Registers (CSMR0–CSMR6) .................................................. 12-7

12.4.1.3 Chip Select Control Registers (CSCR0–CSCR6)................................................. 12-8

Chapter 13

External Interface Module (EIM)

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xii Freescale Semiconductor

Contents

Paragraph
Number

13.1 Features......................................................................................................................... 13-1

13.2 Bus and Control Signals ............................................................................................... 13-1

13.3 Bus Characteristics ....................................................................................................... 13-1

13.4 Data Transfer Operation ............................................................................................... 13-2

13.4.1 Bus Cycle Execution................................................................................................. 13-3

13.4.2 Data Transfer Cycle States ....................................................................................... 13-4

13.4.3 Read Cycle................................................................................................................ 13-6

13.4.4 Write Cycle............................................................................................................... 13-7

13.4.5 Fast Termination Cycles ........................................................................................... 13-8

13.4.6 Back-to-Back Bus Cycles ......................................................................................... 13-9

13.4.7 Burst Cycles............................................................................................................ 13-10

13.4.7.1 Line Transfers ..................................................................................................... 13-10

13.4.7.2 Line Read Bus Cycles......................................................................................... 13-10

13.4.7.3 Line Write Bus Cycles........................................................................................ 13-12

13.5 Misaligned Operands .................................................................................................. 13-14

Title

Page

Number

Chapter 14

Signal Descriptions

14.1 Overview....................................................................................................................... 14-1

14.1.1 Single-Chip Mode................................................................................................... 14-17

14.1.2 External Boot Mode................................................................................................ 14-17

14.2 MCF5282 External Signals......................................................................................... 14-18

14.2.1 External Interface Module (EIM) Signals .............................................................. 14-18

14.2.1.1 Address Bus (A[23:0])........................................................................................ 14-18

14.2.1.2 Data Bus (D[31:0]) ............................................................................................. 14-18

14.2.1.3 Byte Strobes (BS

14.2.1.4 Output Enable (OE) ............................................................................................ 14-19

14.2.1.5 Transfer Acknowledge (TA)............................................................................... 14-19

14.2.1.6 Transfer Error Acknowledge (TEA

14.2.1.7 Read/Write (R/W

14.2.1.8 Transfer Size(SIZ[1:0]

14.2.1.9 Transfer Start (TS) .............................................................................................. 14-20

14.2.1.10 Transfer In Progress (TIP

14.2.1.11 Chip Selects (CS

14.2.2 SDRAM Controller Signals.................................................................................... 14-20

14.2.2.1 SDRAM Row Address Strobe (SRAS

14.2.2.2 SDRAM Column Address Strobe (SCAS

14.2.2.3 SDRAM Write Enable (DRAMW) .................................................................... 14-21

14.2.2.4 SDRAM Bank Selects (SDRAM_CS

14.2.2.5 SDRAM Clock Enable (SCKE).......................................................................... 14-21

[3:0]) ....................................................................................... 14-18

)................................................................... 14-19

)............................................................................................... 14-19

) ...................................................................................... 14-19

) .................................................................................. 14-20

[6:0])........................................................................................ 14-20

) .............................................................. 14-20

) ......................................................... 14-20

[1:0])........................................................ 14-21

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xiii

Contents

Paragraph
Number

Title

Page

Number

14.2.3 Clock and Reset Signals ......................................................................................... 14-21

14.2.3.1 Reset In (RSTI

)................................................................................................... 14-21

14.2.3.2 Reset Out (RSTO)............................................................................................... 14-21

14.2.3.3 EXTAL ............................................................................................................... 14-21

14.2.3.4 XTAL.................................................................................................................. 14-21

14.2.3.5 Clock Output (CLKOUT)................................................................................... 14-21

14.2.4 Chip Configuration Signals .................................................................................... 14-22

14.2.4.1 RCON

................................................................................................................. 14-22

14.2.4.2 CLKMOD[1:0] ................................................................................................... 14-22

14.2.5 External Interrupt Signals ....................................................................................... 14-22

14.2.5.1 External Interrupts (IRQ[7:1]) ............................................................................ 14-22

14.2.6 Ethernet Module Signals......................................................................................... 14-22

14.2.6.1 Management Data (EMDIO) .............................................................................. 14-22

14.2.6.2 Management Data Clock (EMDC) ..................................................................... 14-22

14.2.6.3 Transmit Clock (ETXCLK) ................................................................................ 14-22

14.2.6.4 Transmit Enable (ETXEN) ................................................................................. 14-23

14.2.6.5 Transmit Data 0 (ETXD0) .................................................................................. 14-23

14.2.6.6 Collision (ECOL)................................................................................................ 14-23

14.2.6.7 Receive Clock (ERXCLK) ................................................................................. 14-23

14.2.6.8 Receive Data Valid (ERXDV)............................................................................ 14-23

14.2.6.9 Receive Data 0 (ERXD0) ................................................................................... 14-23

14.2.6.10 Carrier Receive Sense (ECRS) ........................................................................... 14-23

14.2.6.11 Transmit Data 1–3 (ETXD[3:1]) ........................................................................ 14-23

14.2.6.12 Transmit Error (ETXER) .................................................................................... 14-24

14.2.6.13 Receive Data 1–3 (ERXD[3:1]).......................................................................... 14-24

14.2.6.14 Receive Error (ERXER) ..................................................................................... 14-24

14.2.7 Queued Serial Peripheral Interface (QSPI) Signals................................................ 14-24

14.2.7.1 QSPI Synchronous Serial Output (QSPI_DOUT) .............................................. 14-24

14.2.7.2 QSPI Synchronous Serial Data Input (QSPI_DIN) ............................................ 14-24

14.2.7.3 QSPI Serial Clock (QSPI_CLK) ........................................................................ 14-24

14.2.7.4 QSPI Chip Selects (QSPI_CS[3:0]).................................................................... 14-24

14.2.8 FlexCAN Signals .................................................................................................... 14-25

14.2.8.1 FlexCAN Transmit (CANTX) ............................................................................ 14-25

14.2.8.2 FlexCAN Receive (CANRX) ............................................................................. 14-25

2

14.2.9 I

C Signals .............................................................................................................. 14-25

14.2.9.1 Serial Clock (SCL) ............................................................................................. 14-25

14.2.9.2 Serial Data (SDA)............................................................................................... 14-25

14.2.10 UART Module Signals ........................................................................................... 14-25

14.2.10.1 Transmit Serial Data Output (UTXD[2:0]) ........................................................ 14-25

14.2.10.2 Receive Serial Data Input (URXD[2:0]) ............................................................ 14-25

14.2.10.3 Clear-to-Send (UCTS

[1:0]) ................................................................................ 14-26

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xiv Freescale Semiconductor

Contents

Paragraph
Number

14.2.10.4 Request-to-Send (URTS[1:0]) ............................................................................ 14-26

14.2.11 General Purpose Timer Signals .............................................................................. 14-26

14.2.11.1 GPTA[3:0] .......................................................................................................... 14-26

14.2.11.2 GPTB[3:0] .......................................................................................................... 14-26

14.2.11.3 External Clock Input (SYNCA/SYNCB) ........................................................... 14-26

14.2.12 DMA Timer Signals................................................................................................ 14-26

14.2.12.1 DMA Timer 0 Input (DTIN0)............................................................................. 14-26

14.2.12.2 DMA Timer 0 Output (DTOUT0) ...................................................................... 14-27

14.2.12.3 DMA Timer 1 Input (DTIN1)............................................................................. 14-27

14.2.12.4 DMA Timer 1 Output (DTOUT1) ...................................................................... 14-27

14.2.12.5 DMA Timer 2 Input (DTIN2)............................................................................. 14-27

14.2.12.6 DMA Timer 2 Output (DTOUT2) ...................................................................... 14-27

14.2.12.7 DMA Timer 3 Input (DTIN3)............................................................................. 14-27

14.2.12.8 DMA Timer 3 Output (DTOUT3) ...................................................................... 14-27

14.2.13 Analog-to-Digital Converter Signals...................................................................... 14-27

14.2.13.1 QADC Analog Input (AN0/ANW)..................................................................... 14-28

14.2.13.2 QADC Analog Input (AN1/ANX)...................................................................... 14-28

14.2.13.3 QADC Analog Input (AN2/ANY)...................................................................... 14-28

14.2.13.4 QADC Analog Input (AN3/ANZ) ...................................................................... 14-28

14.2.13.5 QADC Analog Input (AN52/MA0).................................................................... 14-28

14.2.13.6 QADC Analog Input (AN53/MA1).................................................................... 14-28

14.2.13.7 QADC Analog Input (AN55/TRIG1) ................................................................. 14-28

14.2.13.8 QADC Analog Input (AN56/TRIG2) ................................................................. 14-28

14.2.14 Debug Support Signals ........................................................................................... 14-29

14.2.14.1 JTAG_EN ........................................................................................................... 14-29

14.2.14.2 Development Serial Clock/Test Reset (DSCLK/TRST) .................................... 14-29

14.2.14.3 Breakpoint/Test Mode Select (BKPT

14.2.14.4 Development Serial Input/Test Data (DSI/TDI)................................................. 14-29

14.2.14.5 Development Serial Output/Test Data (DSO/TDO)........................................... 14-29

14.2.14.6 Test Clock (TCLK)............................................................................................. 14-30

14.2.14.7 Debug Data (DDATA[3:0])................................................................................ 14-30

14.2.14.8 Processor Status Outputs (PST[3:0]) .................................................................. 14-30

14.2.15 Test Signals............................................................................................................. 14-31

14.2.15.1 Test (TEST) ........................................................................................................ 14-31

14.2.16 Power and Reference Signals ................................................................................. 14-31

14.2.16.1 QADC Analog Reference (VRH, VRL) ............................................................. 14-31

14.2.16.2 QADC Analog Supply (VDDA, VSSA) ............................................................ 14-31

14.2.16.3 PLL Analog Supply (VDDPLL, VSSPLL) ........................................................ 14-31

14.2.16.4 QADC Positive Supply (VDDH)........................................................................ 14-31

14.2.16.5 Power for Flash Erase/Program (VPP) ............................................................... 14-31

14.2.16.6 Power and Ground for Flash Array (VDDF, VSSF) .......................................... 14-31

Title

/TMS) ...................................................... 14-29

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xv

Contents

Paragraph
Number

14.2.16.7 Standby Power (VSTBY) ................................................................................... 14-31

14.2.16.8 Positive Supply (VDD)....................................................................................... 14-31

14.2.16.9 Ground (VSS) ..................................................................................................... 14-32

Title

Page

Number

Chapter 15

Synchronous DRAM Controller Module

15.1 Overview....................................................................................................................... 15-1

15.1.1 Definitions ................................................................................................................ 15-1

15.1.2 Block Diagram and Major Components ................................................................... 15-1

15.2 SDRAM Controller Operation...................................................................................... 15-3

15.2.1 DRAM Controller Signals ........................................................................................ 15-4

15.2.2 Memory Map for SDRAMC Registers..................................................................... 15-4

15.2.2.1 DRAM Control Register (DCR) ........................................................................... 15-5

15.2.2.2 DRAM Address and Control Registers (DACR0/DACR1) ................................. 15-6

15.2.2.3 DRAM Controller Mask Registers (DMR0/DMR1) ............................................ 15-8

15.2.3 General Synchronous Operation Guidelines............................................................. 15-9

15.2.3.1 Address Multiplexing ........................................................................................... 15-9

15.2.3.2 SDRAM Byte Strobe Connections ..................................................................... 15-13

15.2.3.3 Interfacing Example............................................................................................ 15-13

15.2.3.4 Burst Page Mode................................................................................................. 15-13

15.2.3.5 Auto-Refresh Operation...................................................................................... 15-15

15.2.3.6 Self-Refresh Operation ....................................................................................... 15-16

15.2.4 Initialization Sequence............................................................................................ 15-17

15.2.4.1 Mode Register Settings....................................................................................... 15-18

15.3 SDRAM Example ....................................................................................................... 15-18

15.3.1 SDRAM Interface Configuration............................................................................ 15-20

15.3.2 DCR Initialization................................................................................................... 15-20

15.3.3 DACR Initialization................................................................................................ 15-20

15.3.4 DMR Initialization.................................................................................................. 15-22

15.3.5 Mode Register Initialization ................................................................................... 15-23

15.3.6 Initialization Code................................................................................................... 15-23

Chapter 16

DMA Controller Module

16.1 Overview....................................................................................................................... 16-1

16.1.1 DMA Module Features ............................................................................................. 16-2

16.2 DMA Request Control (DMAREQC) .......................................................................... 16-2

16.3 DMA Transfer Overview.............................................................................................. 16-4

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xvi Freescale Semiconductor

Contents

Paragraph
Number

16.4 DMA Controller Module Programming Model............................................................ 16-4

16.4.1 Source Address Registers (SAR0–SAR3) ................................................................ 16-5

16.4.2 Destination Address Registers (DAR0–DAR3) ....................................................... 16-6

16.4.3 Byte Count Registers (BCR0–BCR3) ...................................................................... 16-7

16.4.4 DMA Control Registers (DCR0–DCR3).................................................................. 16-7

16.4.5 DMA Status Registers (DSR0–DSR3) ................................................................... 16-10

16.5 DMA Controller Module Functional Description ...................................................... 16-11

16.5.1 Transfer Requests (Cycle-Steal and Continuous Modes)....................................... 16-11

16.5.2 Data Transfer Modes .............................................................................................. 16-12

16.5.2.1 Dual-Address Transfers ...................................................................................... 16-12

16.5.3 Channel Initialization and Startup .......................................................................... 16-12

16.5.3.1 Channel Prioritization ......................................................................................... 16-12

16.5.3.2 Programming the DMA Controller Module ....................................................... 16-12

16.5.4 Data Transfer .......................................................................................................... 16-13

16.5.4.1 Auto-Alignment .................................................................................................. 16-13

16.5.4.2 Bandwidth Control.............................................................................................. 16-14

16.5.5 Termination............................................................................................................. 16-14

Title

Page

Number

Chapter 17

Fast Ethernet Controller (FEC)

17.1 Overview....................................................................................................................... 17-1

17.1.1 Features..................................................................................................................... 17-1

17.2 Modes of Operation ...................................................................................................... 17-1

17.2.1 Full and Half Duplex Operation ............................................................................... 17-2

17.2.2 Interface Options....................................................................................................... 17-2

17.2.2.1 10 Mbps and 100 Mbps MII Interface .................................................................. 17-2

17.2.2.2 10 Mpbs 7-Wire Interface Operation.................................................................... 17-2

17.2.3 Address Recognition Options ................................................................................... 17-2

17.2.4 Internal Loopback..................................................................................................... 17-2

17.3 FEC Top-Level Functional Diagram ............................................................................ 17-3

17.4 Functional Description.................................................................................................. 17-4

17.4.1 Initialization Sequence.............................................................................................. 17-4

17.4.1.1 Hardware Controlled Initialization ....................................................................... 17-4

17.4.2 User Initialization (Prior to Asserting ECR[ETHER_EN])...................................... 17-5

17.4.3 Microcontroller Initialization.................................................................................... 17-6

17.4.4 User Initialization (After Asserting ECR[ETHER_EN]) ......................................... 17-6

17.4.5 Network Interface Options........................................................................................ 17-6

17.4.6 FEC Frame Transmission ......................................................................................... 17-7

17.4.7 FEC Frame Reception............................................................................................... 17-8

17.4.8 Ethernet Address Recognition .................................................................................. 17-9

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xvii

Contents

Paragraph
Number

17.4.9 Hash Algorithm....................................................................................................... 17-11

17.4.10 Full Duplex Flow Control....................................................................................... 17-14

17.4.11 Inter-Packet Gap (IPG) Time.................................................................................. 17-15

17.4.12 Collision Handling.................................................................................................. 17-15

17.4.13 Internal and External Loopback.............................................................................. 17-15

17.4.14 Ethernet Error-Handling Procedure........................................................................ 17-15

17.4.14.1 Transmission Errors............................................................................................ 17-16

17.4.14.2 Reception Errors ................................................................................................. 17-16

17.5 Programming Model ................................................................................................... 17-17

17.5.1 Top Level Module Memory Map ........................................................................... 17-17

17.5.2 Detailed Memory Map (Control/Status Registers) ................................................. 17-17

17.5.3 MIB Block Counters Memory Map........................................................................ 17-18

17.5.4 Registers.................................................................................................................. 17-20

17.5.4.1 Ethernet Interrupt Event Register (EIR) ............................................................. 17-20

17.5.4.2 Interrupt Mask Register (EIMR) ........................................................................ 17-23

17.5.4.3 Receive Descriptor Active Register (RDAR)..................................................... 17-23

17.5.4.4 Transmit Descriptor Active Register (TDAR) ................................................... 17-24

17.5.4.5 Ethernet Control Register (ECR)........................................................................ 17-25

17.5.4.6 MII Management Frame Register (MMFR) ....................................................... 17-26

17.5.4.7 MII Speed Control Register (MSCR) ................................................................. 17-27

17.5.4.8 MIB Control Register (MIBC) ........................................................................... 17-29

17.5.4.9 Receive Control Register (RCR) ........................................................................ 17-30

17.5.4.10 Transmit Control Register (TCR) ....................................................................... 17-31

17.5.4.11 Physical Address Low Register (PALR) ............................................................ 17-32

17.5.4.12 Physical Address High Register (PAUR) ........................................................... 17-33

17.5.4.13 Opcode/Pause Duration Register (OPD) ............................................................ 17-34

17.5.4.14 Descriptor Individual Upper Address Register (IAUR) ..................................... 17-34

17.5.4.15 Descriptor Individual Lower Address (IALR) ................................................... 17-35

17.5.4.16 Descriptor Group Upper Address (GAUR) ........................................................ 17-36

17.5.4.17 Descriptor Group Lower Address (GALR) ........................................................ 17-36

17.5.4.18 FIFO Transmit FIFO Watermark Register (TFWR) .......................................... 17-37

17.5.4.19 FIFO Receive Bound Register (FRBR) .............................................................. 17-38

17.5.4.20 FIFO Receive Start Register (FRSR) ................................................................. 17-39

17.5.4.21 Receive Descriptor Ring Start (ERDSR)............................................................ 17-39

17.5.4.22 Transmit Buffer Descriptor Ring Start (ETSDR) ............................................... 17-40

17.5.4.23 Receive Buffer Size Register (EMRBR) ............................................................ 17-41

17.6 Buffer Descriptors....................................................................................................... 17-42

17.6.1 Driver/DMA Operation with Buffer Descriptors.................................................... 17-42

17.6.1.1 Driver/DMA Operation with Transmit BDs....................................................... 17-42

17.6.1.2 Driver/DMA Operation with Receive BDs ........................................................ 17-43

17.6.2 Ethernet Receive Buffer Descriptor (RxBD).......................................................... 17-43

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xviii Freescale Semiconductor

Contents

Paragraph
Number

17.6.3 Ethernet Transmit Buffer Descriptor (TxBD) ........................................................ 17-45

Title

Page

Number

Chapter 18

Watchdog Timer Module

18.1 Introduction................................................................................................................... 18-1

18.2 Low-Power Mode Operation ........................................................................................ 18-1

18.3 Block Diagram.............................................................................................................. 18-2

18.4 Signals........................................................................................................................... 18-2

18.5 Memory Map and Registers.......................................................................................... 18-2

18.5.1 Memory Map ............................................................................................................ 18-2

18.5.2 Registers.................................................................................................................... 18-3

18.5.2.1 Watchdog Control Register (WCR)...................................................................... 18-3

18.5.2.2 Watchdog Modulus Register (WMR)................................................................... 18-4

18.5.2.3 Watchdog Count Register (WCNTR)................................................................... 18-5

18.5.2.4 Watchdog Service Register (WSR) ...................................................................... 18-5

Chapter 19

Programmable Interrupt Timer Modules (PIT0–PIT3)

19.1 Overview....................................................................................................................... 19-1

19.2 Block Diagram.............................................................................................................. 19-1

19.3 Low-Power Mode Operation ........................................................................................ 19-2

19.4 Signals........................................................................................................................... 19-2

19.5 Memory Map and Registers.......................................................................................... 19-3

19.5.1 Memory Map ............................................................................................................ 19-3

19.5.2 Registers.................................................................................................................... 19-3

19.5.2.1 PIT Control and Status Register (PCSR).............................................................. 19-4

19.5.2.2 PIT Modulus Register (PMR)............................................................................... 19-5

19.5.2.3 PIT Count Register (PCNTR)............................................................................... 19-6

19.6 Functional Description.................................................................................................. 19-6

19.6.1 Set-and-Forget Timer Operation............................................................................... 19-6

19.6.2 Free-Running Timer Operation ................................................................................ 19-7

19.6.3 Timeout Specifications ............................................................................................. 19-7

19.7 Interrupt Operation ....................................................................................................... 19-7

Chapter 20

General Purpose Timer Modules

(GPTA and GPTB)

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xix

Contents

Paragraph
Number

20.1 Features......................................................................................................................... 20-1

20.2 Block Diagram.............................................................................................................. 20-2

20.3 Low-Power Mode Operation ........................................................................................ 20-3

20.4 Signal Description......................................................................................................... 20-3

20.4.1 GPTn[2:0] ................................................................................................................. 20-3

20.4.2 GPTn3....................................................................................................................... 20-3

20.4.3 SYNCn...................................................................................................................... 20-4

20.5 Memory Map and Registers.......................................................................................... 20-4

20.5.1 GPT Input Capture/Output Compare Select Register (GPTIOS) ............................. 20-5

20.5.2 GPT Compare Force Register (GPCFORC)............................................................. 20-6

20.5.3 GPT Output Compare 3 Mask Register (GPTOC3M).............................................. 20-6

20.5.4 GPT Output Compare 3 Data Register (GPTOC3D)................................................ 20-7

20.5.5 GPT Counter Register (GPTCNT) ........................................................................... 20-7

20.5.6 GPT System Control Register 1 (GPTSCR1)........................................................... 20-8

20.5.7 GPT Toggle-On-Overflow Register (GPTTOV)...................................................... 20-9

20.5.8 GPT Control Register 1 (GPTCTL1)........................................................................ 20-9

20.5.9 GPT Control Register 2 (GPTCTL2)...................................................................... 20-10

20.5.10 GPT Interrupt Enable Register (GPTIE) ................................................................ 20-10

20.5.11 GPT System Control Register 2 (GPTSCR2)......................................................... 20-11

20.5.12 GPT Flag Register 1 (GPTFLG1)........................................................................... 20-12

20.5.13 GPT Flag Register 2 (GPTFLG2)........................................................................... 20-12

20.5.14 GPT Channel Registers (GPTCn)........................................................................... 20-13

20.5.15 Pulse Accumulator Control Register (GPTPACTL) .............................................. 20-14

20.5.16 Pulse Accumulator Flag Register (GPTPAFLG).................................................... 20-15

20.5.17 Pulse Accumulator Counter Register (GPTPACNT) ............................................. 20-16

20.5.18 GPT Port Data Register (GPTPORT)..................................................................... 20-16

20.5.19 GPT Port Data Direction Register (GPTDDR)....................................................... 20-17

20.6 Functional Description................................................................................................ 20-17

20.6.1 Prescaler.................................................................................................................. 20-17

20.6.2 Input Capture .......................................................................................................... 20-17

20.6.3 Output Compare...................................................................................................... 20-18

20.6.4 Pulse Accumulator.................................................................................................. 20-18

20.6.5 Event Counter Mode............................................................................................... 20-18

20.6.6 Gated Time Accumulation Mode ........................................................................... 20-19

20.6.7 General-Purpose I/O Ports...................................................................................... 20-19

20.7 Reset............................................................................................................................ 20-21

20.8 Interrupts..................................................................................................................... 20-21

20.8.1 GPT Channel Interrupts (CnF) ............................................................................... 20-21

20.8.2 Pulse Accumulator Overflow (PAOVF)................................................................. 20-22

20.8.3 Pulse Accumulator Input (PAIF) ............................................................................ 20-22

20.8.4 Timer Overflow (TOF) ........................................................................................... 20-22

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xx Freescale Semiconductor

Contents

Paragraph
Number

Title

Page

Number

Chapter 21

DMA Timers (DTIM0–DTIM3)

21.1 Overview....................................................................................................................... 21-1

21.1.1 Key Features ............................................................................................................. 21-1

21.2 DMA Timer Programming Model................................................................................ 21-2

21.2.1 Prescaler.................................................................................................................... 21-2

21.2.2 Capture Mode ........................................................................................................... 21-2

21.2.3 Reference Compare................................................................................................... 21-2

21.2.4 Output Mode............................................................................................................. 21-2

21.2.5 Memory Map ............................................................................................................ 21-2

21.2.6 DMA Timer Mode Registers (DTMRn)................................................................... 21-3

21.2.7 DMA Timer Extended Mode Registers (DTXMRn)................................................ 21-4

21.2.8 DMA Timer Event Registers (DTERn).................................................................... 21-5

21.2.9 DMA Timer Reference Registers (DTRRn)............................................................. 21-6

21.2.10 DMA Timer Capture Registers (DTCRn) ................................................................ 21-6

21.2.11 DMA Timer Counters (DTCNn) .............................................................................. 21-7

21.3 Using the DMA Timer Modules................................................................................... 21-7

21.3.1 Code Example........................................................................................................... 21-8

21.3.2 Calculating Time-Out Values ................................................................................... 21-9

Chapter 22

Queued Serial Peripheral Interface

(QSPI) Module

22.1 Overview....................................................................................................................... 22-1

22.2 Features......................................................................................................................... 22-1

22.3 Module Description ...................................................................................................... 22-1

22.3.1 Interface and Signals................................................................................................. 22-1

22.3.2 Internal Bus Interface................................................................................................ 22-2

22.4 Operation ...................................................................................................................... 22-3

22.4.1 QSPI RAM................................................................................................................ 22-4

22.4.1.1 Receive RAM ....................................................................................................... 22-5

22.4.1.2 Transmit RAM...................................................................................................... 22-5

22.4.1.3 Command RAM.................................................................................................... 22-5

22.4.2 Baud Rate Selection.................................................................................................. 22-5

22.4.3 Transfer Delays......................................................................................................... 22-6

22.4.4 Transfer Length......................................................................................................... 22-7

22.4.5 Data Transfer ............................................................................................................ 22-7

22.5 Programming Model ..................................................................................................... 22-7

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxi

Contents

Paragraph
Number

22.5.1 QSPI Mode Register (QMR) .................................................................................... 22-8

22.5.2 QSPI Delay Register (QDLYR) ............................................................................. 22-10

22.5.3 QSPI Wrap Register (QWR)................................................................................... 22-11

22.5.4 QSPI Interrupt Register (QIR)................................................................................ 22-12

22.5.5 QSPI Address Register (QAR) ............................................................................... 22-13

22.5.6 QSPI Data Register (QDR)..................................................................................... 22-13

22.5.7 Command RAM Registers (QCR0–QCR15).......................................................... 22-13

22.5.8 Programming Example ........................................................................................... 22-15

Title

Page

Number

Chapter 23

UART Modules

23.1 Overview....................................................................................................................... 23-1

23.2 Serial Module Overview............................................................................................... 23-2

23.3 Register Descriptions.................................................................................................... 23-2

23.3.1 UART Mode Registers 1 (UMR1n).......................................................................... 23-4

23.3.2 UART Mode Register 2 (UMR2n) ........................................................................... 23-6

23.3.3 UART Status Registers (USRn) ............................................................................... 23-7

23.3.4 UART Clock Select Registers (UCSRn) .................................................................. 23-8

23.3.5 UART Command Registers (UCRn) ........................................................................ 23-9

23.3.6 UART Receive Buffers (URBn)............................................................................. 23-11

23.3.7 UART Transmit Buffers (UTBn) ........................................................................... 23-11

23.3.8 UART Input Port Change Registers (UIPCRn)...................................................... 23-12

23.3.9 UART Auxiliary Control Register (UACRn)......................................................... 23-13

23.3.10 UART Interrupt Status/Mask Registers (UISRn/UIMRn)..................................... 23-13

23.3.11 UART Baud Rate Generator Registers (UBG1n/UBG2n) ..................................... 23-14

23.3.12 UART Input Port Register (UIPn).......................................................................... 23-15

23.3.13 UART Output Port Command Registers (UOP1n/UOP0n) ................................... 23-15

23.4 UART Module Signal Definitions.............................................................................. 23-16

23.5 Operation .................................................................................................................... 23-17

23.5.1 Transmitter/Receiver Clock Source........................................................................ 23-17

23.5.1.1 Programmable Divider........................................................................................ 23-17

23.5.1.2 Calculating Baud Rates....................................................................................... 23-18

23.5.2 Transmitter and Receiver Operating Modes........................................................... 23-19

23.5.2.1 Transmitter.......................................................................................................... 23-19

23.5.2.2 Receiver .............................................................................................................. 23-20

23.5.2.3 FIFO Stack.......................................................................................................... 23-21

23.5.3 Looping Modes....................................................................................................... 23-22

23.5.3.1 Automatic Echo Mode ........................................................................................ 23-22

23.5.3.2 Local Loop-Back Mode ...................................................................................... 23-23

23.5.3.3 Remote Loop-Back Mode................................................................................... 23-23

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxii Freescale Semiconductor

Contents

Paragraph
Number

23.5.4 Multidrop Mode...................................................................................................... 23-24

23.5.5 Bus Operation ......................................................................................................... 23-25

23.5.5.1 Read Cycles ........................................................................................................ 23-25

23.5.5.2 Write Cycles ....................................................................................................... 23-25

23.5.6 Programming .......................................................................................................... 23-25

23.5.6.1 Interrupt and DMA Request Initialization .......................................................... 23-26

23.5.6.2 UART Module Initialization Sequence .............................................................. 23-27

Title

Page

Number

Chapter 24

2

I

C Interface

24.1 Overview....................................................................................................................... 24-1

24.2 Interface Features.......................................................................................................... 24-1

24.3 I2C System Configuration............................................................................................. 24-2

24.4 I2C Protocol .................................................................................................................. 24-3

24.4.1 Arbitration Procedure ............................................................................................... 24-4

24.4.2 Clock Synchronization.............................................................................................. 24-4

24.4.3 Handshaking ............................................................................................................. 24-5

24.4.4 Clock Stretching ....................................................................................................... 24-5

24.5 Programming Model ..................................................................................................... 24-5

24.5.1 I2C Address Register (I2ADR)................................................................................. 24-5

24.5.2 I2C Frequency Divider Register (I2FDR)................................................................. 24-7

24.5.3 I2C Control Register (I2CR)..................................................................................... 24-8

24.5.4 I2C Status Register (I2SR)........................................................................................ 24-9

24.5.5 I2C Data I/O Register (I2DR) ................................................................................. 24-10

24.6 I2C Programming Examples ....................................................................................... 24-10

24.6.1 Initialization Sequence............................................................................................ 24-10

24.6.2 Generation of START............................................................................................. 24-11

24.6.3 Post-Transfer Software Response........................................................................... 24-11

24.6.4 Generation of STOP................................................................................................ 24-12

24.6.5 Generation of Repeated START............................................................................. 24-13

24.6.6 Slave Mode ............................................................................................................. 24-13

24.6.7 Arbitration Lost....................................................................................................... 24-13

Chapter 25

FlexCAN

25.1 Features......................................................................................................................... 25-1

25.1.1 FlexCAN Memory Map............................................................................................ 25-2

25.1.2 External Signals ........................................................................................................ 25-3

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxiii

Contents

Paragraph
Number

25.2 The CAN System .......................................................................................................... 25-4

25.3 Message Buffers ........................................................................................................... 25-4

25.3.1 Message Buffer Structure ......................................................................................... 25-4

25.3.1.1 Common Fields for Extended and Standard Format Frames................................ 25-5

25.3.1.2 Fields for Extended Format Frames ..................................................................... 25-7

25.3.1.3 Fields for Standard Format Frames ...................................................................... 25-7

25.3.2 Message Buffer Memory Map.................................................................................. 25-7

25.4 Functional Overview..................................................................................................... 25-8

25.4.1 Transmit Process....................................................................................................... 25-8

25.4.2 Receive Process ........................................................................................................ 25-9

25.4.2.1 Self-Received Frames ......................................................................................... 25-10

25.4.3 Message Buffer Handling ....................................................................................... 25-10

25.4.3.1 Serial Message Buffers (SMBs) ......................................................................... 25-10

25.4.3.2 Transmit Message Buffer Deactivation .............................................................. 25-10

25.4.3.3 Receive Message Buffer Deactivation................................................................ 25-10

25.4.3.4 Locking and Releasing Message Buffers ........................................................... 25-11

25.4.4 Remote Frames ....................................................................................................... 25-11

25.4.5 Overload Frames..................................................................................................... 25-12

25.4.6 Time Stamp............................................................................................................. 25-12

25.4.7 Listen-Only Mode................................................................................................... 25-12

25.4.8 Bit Timing............................................................................................................... 25-12

25.4.8.1 Configuring the FlexCAN Bit Timing................................................................ 25-13

25.4.9 FlexCAN Error Counters........................................................................................ 25-13

25.4.10 FlexCAN Initialization Sequence ........................................................................... 25-14

25.4.11 Special Operating Modes........................................................................................ 25-15

25.4.11.1 Debug Mode ....................................................................................................... 25-15

25.4.11.2 Low-Power Stop Mode for Power Saving.......................................................... 25-15

25.4.11.3 Auto-Power Save Mode...................................................................................... 25-17

25.4.12 Interrupts................................................................................................................. 25-17

25.5 Programmer’s Model .................................................................................................. 25-17

25.5.1 CAN Module Configuration Register (CANMCR)................................................ 25-18

25.5.2 FlexCAN Control Register 0 (CANCTRL0).......................................................... 25-20

25.5.3 FlexCAN Control Register 1 (CANCTRL1).......................................................... 25-21

25.5.4 Prescaler Divide Register (PRESDIV) ................................................................... 25-22

25.5.5 FlexCAN Control Register 2 (CANCTRL2).......................................................... 25-22

25.5.6 Free Running Timer (TIMER)................................................................................ 25-23

25.5.7 Rx Mask Registers.................................................................................................. 25-23

25.5.7.1 Receive Mask Registers (RXGMASK, RX14MASK, RX15MASK)................ 25-24

25.5.8 FlexCAN Error and Status Register (ESTAT) ....................................................... 25-25

25.5.9 Interrupt Mask Register (IMASK).......................................................................... 25-27

25.5.10 Interrupt Flag Register (IFLAG)............................................................................. 25-28

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxiv Freescale Semiconductor

Contents

Paragraph
Number

25.5.11 FlexCAN Receive Error Counter (RXECTR) ........................................................ 25-29

25.5.12 FlexCAN Transmit Error Counter (TXECTR)....................................................... 25-29

Title

Page

Number

Chapter 26

General Purpose I/O Module

26.1 Introduction................................................................................................................... 26-1

26.1.1 Overview................................................................................................................... 26-3

26.1.2 Features..................................................................................................................... 26-3

26.1.3 Modes of Operation .................................................................................................. 26-3

26.2 External Signal Description .......................................................................................... 26-3

26.3 Memory Map/Register Definition ................................................................................ 26-6

26.3.1 Register Overview .................................................................................................... 26-6

26.3.2 Register Descriptions................................................................................................ 26-8

26.3.2.1 Port Output Data Registers (PORTn) ................................................................... 26-8

26.3.2.2 Port Data Direction Registers (DDRn) ................................................................. 26-9

26.3.2.3 Port Pin Data/Set Data Registers (PORTnP/SETn)............................................ 26-11

26.3.2.4 Port Clear Output Data Registers (CLRn) .......................................................... 26-12

26.3.2.5 Port B/C/D Pin Assignment Register (PBCDPAR)............................................ 26-14

26.3.2.6 Port E Pin Assignment Register (PEPAR) ......................................................... 26-15

26.3.2.7 Port F Pin Assignment Register (PFPAR).......................................................... 26-17

26.3.2.8 Port J Pin Assignment Register (PJPAR) ........................................................... 26-18

26.3.2.9 Port SD Pin Assignment Register (PSDPAR) .................................................... 26-19

26.3.2.10 Port AS Pin Assignment Register (PASPAR) .................................................... 26-19

26.3.2.11 Port EH/EL Pin Assignment Register (PEHLPAR) ........................................... 26-20

26.3.2.12 Port QS Pin Assignment Register (PQSPAR) .................................................... 26-21

26.3.2.13 Port TC Pin Assignment Register (PTCPAR) .................................................... 26-22

26.3.2.14 Port TD Pin Assignment Register (PTDPAR).................................................... 26-23

26.3.2.15 Port UA Pin Assignment Register (PUAPAR)................................................... 26-24

26.4 Functional Description................................................................................................ 26-25

26.4.1 Overview................................................................................................................. 26-25

26.4.2 Port Digital I/O Timing........................................................................................... 26-25

26.5 Initialization/Application Information........................................................................ 26-26

Chapter 27

Chip Configuration Module (CCM)

27.1 Features......................................................................................................................... 27-1

27.2 Modes of Operation ...................................................................................................... 27-1

27.2.1 Master Mode............................................................................................................. 27-1

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxv

Contents

Paragraph
Number

27.2.2 Single-Chip Mode..................................................................................................... 27-1

27.3 Block Diagram.............................................................................................................. 27-2

27.4 Signal Descriptions ....................................................................................................... 27-3

27.4.1 RCON ....................................................................................................................... 27-3

27.4.2 CLKMOD[1:0] ......................................................................................................... 27-3

27.4.3 D[26:24, 21, 19:16] (Reset Configuration Override) ............................................... 27-3

27.5 Memory Map and Registers.......................................................................................... 27-3

27.5.1 Programming Model................................................................................................. 27-3

27.5.2 Memory Map ............................................................................................................ 27-4

27.5.3 Register Descriptions................................................................................................ 27-5

27.5.3.1 Chip Configuration Register (CCR) ..................................................................... 27-5

27.5.3.2 Reset Configuration Register (RCON) ................................................................. 27-6

27.5.3.3 Chip Identification Register (CIR) ....................................................................... 27-8

27.6 Functional Description.................................................................................................. 27-8

27.6.1 Reset Configuration .................................................................................................. 27-8

27.6.2 Chip Mode Selection .............................................................................................. 27-10

27.6.3 Boot Device Selection ............................................................................................ 27-11

27.6.4 Output Pad Strength Configuration ........................................................................ 27-11

27.6.5 Clock Mode Selection............................................................................................. 27-11

27.6.6 Chip Select Configuration ...................................................................................... 27-12

27.7 Reset............................................................................................................................ 27-12

27.8 Interrupts..................................................................................................................... 27-12

Title

Page

Number

Chapter 28

Queued Analog-to-Digital Converter (QADC)

28.1 Features......................................................................................................................... 28-1

28.2 Block Diagram.............................................................................................................. 28-2

28.3 Modes of Operation ...................................................................................................... 28-2

28.3.1 Debug Mode ............................................................................................................. 28-2

28.3.2 Stop Mode................................................................................................................. 28-3

28.4 Signals........................................................................................................................... 28-3

28.4.1 Port QA Signal Functions......................................................................................... 28-3

28.4.1.1 Port QA Analog Input Signals .............................................................................. 28-4

28.4.1.2 Port QA Digital Input/Output Signals .................................................................. 28-4

28.4.2 Port QB Signal Functions ......................................................................................... 28-4

28.4.2.1 Port QB Analog Input Signals .............................................................................. 28-4

28.4.2.2 Port QB Digital I/O Signals .................................................................................. 28-5

28.4.3 External Trigger Input Signals.................................................................................. 28-5

28.4.4 Multiplexed Address Output Signals........................................................................ 28-5

28.4.5 Multiplexed Analog Input Signals............................................................................ 28-5

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxvi Freescale Semiconductor

Contents

Paragraph
Number

28.4.6 Voltage Reference Signals........................................................................................ 28-6

28.4.7 Dedicated Analog Supply Signals ............................................................................ 28-6

28.4.8 Dedicated Digital I/O Port Supply Signal................................................................. 28-6

28.5 Memory Map ................................................................................................................ 28-6

28.6 Register Descriptions.................................................................................................... 28-7

28.6.1 QADC Module Configuration Register (QADCMCR)............................................ 28-7

28.6.2 QADC Test Register (QADCTEST) ........................................................................ 28-8

28.6.3 Port Data Registers (PORTQA & PORTQB)........................................................... 28-8

28.6.4 Port QA and QB Data Direction Register (DDRQA & DDRQB)............................ 28-9

28.6.5 Control Registers .................................................................................................... 28-10

28.6.5.1 QADC Control Register 0 (QACR0).................................................................. 28-10

28.6.5.2 QADC Control Register 1 (QACR1).................................................................. 28-13

28.6.5.3 QADC Control Register 2 (QACR2).................................................................. 28-15

28.6.6 Status Registers....................................................................................................... 28-18

28.6.6.1 QADC Status Register 0 (QASR0)..................................................................... 28-18

28.6.6.2 QADC Status Register 1 (QASR1)..................................................................... 28-25

28.6.7 Conversion Command Word Table (CCW) ........................................................... 28-25

28.6.8 Result Registers ...................................................................................................... 28-28

28.6.8.1 Right-Justified Unsigned Result Register (RJURR)........................................... 28-28

28.6.8.2 Left-Justified Signed Result Register (LJSRR) .................................................. 28-29

28.6.8.3 Left-Justified Unsigned Result Register (LJURR) ............................................. 28-29

28.7 Functional Description................................................................................................ 28-30

28.7.1 Result Coherency.................................................................................................... 28-30

28.7.2 External Multiplexing............................................................................................. 28-30

28.7.2.1 External Multiplexing Operation ........................................................................ 28-31

28.7.2.2 Module Version Options..................................................................................... 28-33

28.7.3 Analog Subsystem .................................................................................................. 28-33

28.7.3.1 Analog-to-Digital Converter Operation.............................................................. 28-33

28.7.3.2 Conversion Cycle Times..................................................................................... 28-34

28.7.3.3 Channel Decode and Multiplexer ....................................................................... 28-35

28.7.3.4 Sample Buffer ..................................................................................................... 28-35

28.7.3.5 Comparator ......................................................................................................... 28-35

28.7.3.6 Bias ..................................................................................................................... 28-36

28.7.3.7 Successive Approximation Register (SAR)........................................................ 28-36

28.7.3.8 State Machine ..................................................................................................... 28-36

28.8 Digital Control Subsystem.......................................................................................... 28-36

28.8.1 Queue Priority Timing Examples ........................................................................... 28-36

28.8.1.1 Queue Priority..................................................................................................... 28-36

28.8.1.2 Queue Priority Schemes ..................................................................................... 28-38

28.8.2 Boundary Conditions .............................................................................................. 28-47

28.8.3 Scan Modes............................................................................................................. 28-48

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxvii

Contents

Paragraph
Number

28.8.4 Disabled Mode........................................................................................................ 28-49

28.8.5 Reserved Mode ....................................................................................................... 28-49

28.8.6 Single-Scan Modes ................................................................................................. 28-49

28.8.6.1 Software-Initiated Single-Scan Mode................................................................. 28-50

28.8.6.2 Externally Triggered Single-Scan Mode ............................................................ 28-50

28.8.6.3 Externally Gated Single-Scan Mode .................................................................. 28-50

28.8.6.4 Interval Timer Single-Scan Mode ...................................................................... 28-51

28.8.7 Continuous-Scan Modes......................................................................................... 28-51

28.8.7.1 Software-Initiated Continuous-Scan Mode ........................................................ 28-52

28.8.7.2 Externally Triggered Continuous-Scan Mode .................................................... 28-52

28.8.7.3 Externally Gated Continuous-Scan Mode .......................................................... 28-53

28.8.7.4 Periodic Timer Continuous-Scan Mode ............................................................. 28-53

28.8.8 QADC Clock (QCLK) Generation ......................................................................... 28-54

28.8.9 Periodic/Interval Timer........................................................................................... 28-54

28.8.10 Conversion Command Word Table ........................................................................ 28-55

28.8.11 Result Word Table.................................................................................................. 28-57

28.9 Signal Connection Considerations.............................................................................. 28-58

28.9.1 Analog Reference Signals....................................................................................... 28-58

28.9.2 Analog Power Signals............................................................................................. 28-58

28.9.3 Conversion Timing Schemes.................................................................................. 28-60

28.9.4 Analog Supply Filtering and Grounding ................................................................ 28-63

28.9.5 Accommodating Positive/Negative Stress Conditions ........................................... 28-64

28.9.6 Analog Input Considerations .................................................................................. 28-66

28.9.7 Analog Input Pins ................................................................................................... 28-68

28.9.7.1 Settling Time for the External Circuit ................................................................ 28-69

28.9.7.2 Error Resulting from Leakage ............................................................................ 28-69

28.10 Interrupts..................................................................................................................... 28-70

28.10.1 Interrupt Operation ................................................................................................. 28-70

28.10.2 Interrupt Sources..................................................................................................... 28-70

Title

Page

Number

Chapter 29

Reset Controller Module

29.1 Features......................................................................................................................... 29-1

29.2 Block Diagram.............................................................................................................. 29-1

29.3 Signals........................................................................................................................... 29-2

29.3.1 RSTI......................................................................................................................... 29-2

29.3.2 RSTO

29.4 Memory Map and Registers.......................................................................................... 29-2

29.4.1 Reset Control Register (RCR) .................................................................................. 29-2

29.4.2 Reset Status Register (RSR) ..................................................................................... 29-3

xxviii Freescale Semiconductor

....................................................................................................................... 29-2

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Contents

Paragraph
Number

29.5 Functional Description.................................................................................................. 29-5

29.5.1 Reset Sources............................................................................................................ 29-5

29.5.1.1 Power-On Reset .................................................................................................... 29-5

29.5.1.2 External Reset ....................................................................................................... 29-5

29.5.1.3 Watchdog Timer Reset ......................................................................................... 29-6

29.5.1.4 Loss-of-Clock Reset ............................................................................................. 29-6

29.5.1.5 Loss-of-Lock Reset............................................................................................... 29-6

29.5.1.6 Software Reset ...................................................................................................... 29-6

29.5.1.7 LVD Reset ............................................................................................................ 29-6

29.5.2 Reset Control Flow ................................................................................................... 29-6

29.5.2.1 Synchronous Reset Requests ................................................................................ 29-8

29.5.2.2 Internal Reset Request .......................................................................................... 29-8

29.5.2.3 Power-On Reset/Low-Voltage Detect Reset ........................................................ 29-8

29.5.3 Concurrent Resets ..................................................................................................... 29-8

29.5.3.1 Reset Flow ............................................................................................................ 29-8

29.5.3.2 Reset Status Flags ................................................................................................. 29-9

Title

Page

Number

Chapter 30

Debug Support

30.1 Overview....................................................................................................................... 30-1

30.2 Signal Description......................................................................................................... 30-1

30.3 Real-Time Trace Support.............................................................................................. 30-2

30.3.1 Begin Execution of Taken Branch (PST = 0x5)....................................................... 30-4

30.4 Programming Model ..................................................................................................... 30-4

30.4.1 Revision A Shared Debug Resources ....................................................................... 30-7

30.4.2 Address Attribute Trigger Register (AATR)............................................................ 30-7

30.4.3 Address Breakpoint Registers (ABLR, ABHR) ....................................................... 30-9

30.4.4 Configuration/Status Register (CSR)...................................................................... 30-10

30.4.5 Data Breakpoint/Mask Registers (DBR, DBMR)................................................... 30-12

30.4.6 Program Counter Breakpoint/Mask Registers (PBR, PBMR)................................ 30-13

30.4.7 Trigger Definition Register (TDR)......................................................................... 30-14

30.5 Background Debug Mode (BDM) .............................................................................. 30-16

30.5.1 CPU Halt................................................................................................................. 30-16

30.5.2 BDM Serial Interface.............................................................................................. 30-18

30.5.2.1 Receive Packet Format ....................................................................................... 30-18

30.5.2.2 Transmit Packet Format...................................................................................... 30-19

30.5.3 BDM Command Set................................................................................................ 30-19

30.5.3.1 ColdFire BDM Command Format...................................................................... 30-20

30.5.3.2 Command Sequence Diagrams........................................................................... 30-21

30.5.3.3 Command Set Descriptions ................................................................................ 30-22

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxix

Contents

Paragraph
Number

30.6 Real-Time Debug Support .......................................................................................... 30-37

30.6.1 Theory of Operation................................................................................................ 30-37

30.6.1.1 Emulator Mode ................................................................................................... 30-38

30.6.2 Concurrent BDM and Processor Operation............................................................ 30-38

30.7 Processor Status, DDATA Definition......................................................................... 30-39

30.7.1 User Instruction Set ................................................................................................ 30-39

30.7.2 Supervisor Instruction Set....................................................................................... 30-43

30.8 Freescale-Recommended BDM Pinout ...................................................................... 30-45

Title

Page

Number

Chapter 31

IEEE 1149.1 Test Access Port (JTAG)

31.1 Features......................................................................................................................... 31-1

31.2 Modes of Operation ...................................................................................................... 31-2

31.3 External Signal Description .......................................................................................... 31-2

31.3.1 Detailed Signal Description...................................................................................... 31-2

31.3.1.1 JTAG_EN — JTAG Enable ................................................................................. 31-2

31.3.1.2 TCLK — Test Clock Input ................................................................................... 31-3

31.3.1.3 TMS/BKPT — Test Mode Select / Breakpoint .................................................... 31-3

31.3.1.4 TDI/DSI — Test Data Input / Development Serial Input..................................... 31-3

31.3.1.5 TRST/DSCLK — Test Reset / Development Serial Clock .................................. 31-3

31.3.1.6 TDO/DSO — Test Data Output / Development Serial Output ............................ 31-3

31.4 Memory Map/Register Definition ................................................................................ 31-4

31.4.1 Memory Map ............................................................................................................ 31-4

31.4.2 Register Descriptions................................................................................................ 31-4

31.4.2.1 Instruction Shift Register (IR) .............................................................................. 31-4

31.4.2.2 IDCODE Register ................................................................................................. 31-4

31.4.2.3 Bypass Register .................................................................................................... 31-5

31.4.2.4 JTAG_CFM_CLKDIV Register........................................................................... 31-5

31.4.2.5 TEST_CTRL Register .......................................................................................... 31-5

31.4.2.6 Boundary Scan Register ....................................................................................... 31-5

31.5 Functional Description.................................................................................................. 31-5

31.5.1 JTAG Module ........................................................................................................... 31-5

31.5.2 TAP Controller ......................................................................................................... 31-5

31.5.3 JTAG Instructions..................................................................................................... 31-6

31.5.3.1 External Test Instruction (EXTEST) .................................................................... 31-7

31.5.3.2 IDCODE Instruction ............................................................................................. 31-7

31.5.3.3 SAMPLE/PRELOAD Instruction......................................................................... 31-7

31.5.3.4 TEST_LEAKAGE Instruction.............................................................................. 31-8

31.5.3.5 ENABLE_TEST_CTRL Instruction .................................................................... 31-8

31.5.3.6 HIGHZ Instruction................................................................................................ 31-8

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxx Freescale Semiconductor

Contents

Paragraph
Number

31.5.3.7 LOCKOUT_RECOVERY Instruction ................................................................. 31-8

31.5.3.8 CLAMP Instruction .............................................................................................. 31-8

31.5.3.9 BYPASS Instruction ............................................................................................. 31-9

31.6 Initialization/Application Information.......................................................................... 31-9

31.6.1 Restrictions ............................................................................................................... 31-9

31.6.2 Nonscan Chain Operation......................................................................................... 31-9

Title

Page

Number

Chapter 32

Mechanical Data

32.1 Pinout ............................................................................................................................ 32-1

32.2 Ordering Information.................................................................................................... 32-7

Chapter 33

Electrical Characteristics

33.1 Maximum Ratings......................................................................................................... 33-1

33.2 Thermal Characteristics ................................................................................................ 33-2

33.3 DC Electrical Specifications......................................................................................... 33-3

33.4 Power Consumption Specifications .............................................................................. 33-4

33.5 Phase Lock Loop Electrical Specifications .................................................................. 33-7

33.6 QADC Electrical Characteristics .................................................................................. 33-8

33.7 Flash Memory Characteristics .................................................................................... 33-10

33.8 External Interface Timing Characteristics .................................................................. 33-11

33.9 Processor Bus Output Timing Specifications ............................................................. 33-12

33.10 General Purpose I/O Timing....................................................................................... 33-18

33.11 Reset and Configuration Override Timing ................................................................. 33-19

33.12 I

33.13 Fast Ethernet AC Timing Specifications .................................................................... 33-21

33.13.1 MII Receive Signal Timing (ERXD[3:0], ERXDV, ERXER, and ERXCLK) ...... 33-21

33.13.2 MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)............. 33-22

33.13.3 MII Async Inputs Signal Timing (ECRS and ECOL) ............................................ 33-23

33.13.4 MII Serial Management Channel Timing (EMDIO and EMDC)........................... 33-23

33.14 DMA Timer Module AC Timing Specifications........................................................ 33-24

33.15 QSPI Electrical Specifications.................................................................................... 33-24

33.16 JTAG and Boundary Scan Timing.............................................................................. 33-25

33.17 Debug AC Timing Specifications............................................................................... 33-27

2

C Input/Output Timing Specifications..................................................................... 33-20

Appendix A

Register Memory Map

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxxi

Contents

Paragraph
Number

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxxii Freescale Semiconductor

Figures

Figure
Number

1-1 MCF5282 Block Diagram ........................................................................................................1-6

2-1 ColdFire Processor Core Pipelines ........................................................................................... 2-1

2-2 User Programming Model ........................................................................................................ 2-3

2-3 Condition Code Register (CCR) ............................................................................................... 2-3

2-4 MAC Register Set..................................................................................................................... 2-4

2-5 Supervisor Programming Model............................................................................................... 2-5

2-6 Status Register .......................................................................................................................... 2-5

2-7 Exception Stack Frame Form ................................................................................................. 2-10

2-8 D0 Hardware Configuration Info............................................................................................ 2-15

2-9 D1 Hardware Configuration Info............................................................................................ 2-17

3-1 Multiply-Accumulate Functionality Diagram .......................................................................... 3-2

3-2 Infinite Impulse Response (IIR) Filter...................................................................................... 3-2

3-3 Four-Tap FIR Filter .................................................................................................................. 3-2

3-4 MAC Register Set..................................................................................................................... 3-3

3-5 MAC Status Register (MACSR)............................................................................................... 3-4

3-6 Two’s Complement, Signed Fractional Equation..................................................................... 3-8

4-1 Cache Block Diagram............................................................................................................... 4-2

4-2 Cache Control Register (CACR) .............................................................................................. 4-6

4-3 Access Control Registers (ACR0, ACR1)................................................................................ 4-9

5-1 SRAM Base Address Register (RAMBAR)............................................................................. 5-2

6-1 CFM Block Diagram ................................................................................................................ 6-3

6-2 CFM Array Memory Map.........................................................................................................6-4

6-3 Flash Base Address Register (FLASHBAR) ............................................................................ 6-6

6-4 CFM Module Configuration Register (CFMCR) ..................................................................... 6-8

6-5 CFM Clock Divider Register (CFMCLKD)............................................................................. 6-9

6-6 CFM Security Register (CFMSEC)........................................................................................ 6-10

6-7 CFM Protection Register (CFMPROT).................................................................................. 6-12

6-8 CFMPROT Protection Diagram ............................................................................................. 6-13

6-9 CFM Supervisor Access Register (CFMSACC) .................................................................... 6-13

6-10 CFM Data Access Register (CFMDACC).............................................................................. 6-14

6-11 CFM User Status Register (CFMUSTAT) ............................................................................. 6-15

6-12 CFM Command Register (CFMCMD)................................................................................... 6-16

6-13 Example Program Algorithm.................................................................................................. 6-21

7-1 Low-Power Interrupt Control Register (LPICR) ..................................................................... 7-3

7-2 Low-Power Control Register (LPCR) ..................................................................................... 7-4

8-1 IPS Base Address Register (IPSBAR)...................................................................................... 8-3

8-2 Memory Base Address Register (RAMBAR) .......................................................................... 8-4

8-3 Core Reset Status Register (CRSR)......................................................................................... 8-5

8-4 Core Watchdog Control Register (CWCR) ............................................................................. 8-6

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxxiii

Figures

Figure
Number

8-5 Core Watchdog Service Register (CWSR).............................................................................. 8-7

8-6 Arbiter Module Functions ........................................................................................................ 8-8

8-7 Default Bus Master Park Register (MPARK)......................................................................... 8-10

8-8 Master Privilege Register (MPR) .......................................................................................... 8-13

8-9 Peripheral Access Control Register (PACRn) ........................................................................ 8-14

8-10 GPACR Register..................................................................................................................... 8-15

9-1 Clock Module Block Diagram.................................................................................................. 9-3

9-2 PLL Block Diagram.................................................................................................................. 9-4

9-3 Synthesizer Control Register (SYNCR) ................................................................................... 9-6

9-4 Synthesizer Status Register (SYNSR) ...................................................................................... 9-8

9-5 Crystal Oscillator Example..................................................................................................... 9-12

9-6 Lock Detect Sequence ............................................................................................................ 9-14

10-1 Interrupt Pending Register High (IPRHn) .............................................................................. 10-6

10-2 Interrupt Pending Register Low (IPRLn) ............................................................................... 10-6

10-3 Interrupt Mask Register High (IMRHn) ................................................................................. 10-7

10-4 Interrupt Mask Register Low (IMRLn) .................................................................................. 10-8

10-5 Interrupt Force Register High (INTFRCHn) .......................................................................... 10-9

10-6 Interrupt Force Register Low (INTFRCLn) ........................................................................... 10-9

10-7 Interrupt Request Level Register (IRLRn) ........................................................................... 10-10

10-8 IACK Level and Priority Register (IACKLPRn) ................................................................. 10-10

10-9 Interrupt Control Register (ICRnx)....................................................................................... 10-11

10-10 Software and Level n IACK Registers (SWIACKR, L1IACK–L7IACK)........................... 10-16

11-1 EPORT Block Diagram .......................................................................................................... 11-1

11-2 EPORT Pin Assignment Register (EPPAR)........................................................................... 11-3

11-3 EPORT Data Direction Register (EPDDR) ............................................................................ 11-4

11-4 EPORT Port Interrupt Enable Register (EPIER).................................................................... 11-5

11-5 EPORT Port Data Register (EPDR) ....................................................................................... 11-5

11-6 EPORT Port Pin Data Register (EPPDR)............................................................................... 11-6

11-7 EPORT Port Flag Register (EPFR) ........................................................................................ 11-6

12-1 Connections for External Memory Port Sizes ........................................................................ 12-4

12-2 Chip Select Address Registers (CSARn)............................................................................... 12-6

12-3 Chip Select Mask Registers (CSMRn) .................................................................................. 12-7

12-4 Chip Select Control Registers (CSCRn)................................................................................. 12-8

13-1 Signal Relationship to CLKOUT for Non-DRAM Access .................................................... 13-2

13-2 Connections for External Memory Port Sizes ........................................................................ 13-3

13-3 Chip-Select Module Output Timing Diagram ........................................................................ 13-3

13-4 Data Transfer State Transition Diagram................................................................................. 13-5

13-5 Read Cycle Flowchart............................................................................................................. 13-6

13-6 Basic Read Bus Cycle............................................................................................................. 13-7

13-7 Write Cycle Flowchart............................................................................................................ 13-7

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxxiv Freescale Semiconductor

Figures

Figure
Number

13-8 Basic Write Bus Cycle............................................................................................................ 13-8

13-9 Read Cycle with Fast Termination ......................................................................................... 13-8

13-10 Write Cycle with Fast Termination ........................................................................................ 13-9

13-11 Back-to-Back Bus Cycles ....................................................................................................... 13-9

13-12 Line Read Burst (2-1-1-1), External Termination ................................................................ 13-11

13-13 Line Read Burst (2-1-1-1), Internal Termination ................................................................. 13-11

13-14 Line Read Burst (3-2-2-2), External Termination ................................................................ 13-12

13-15 Line Read Burst-Inhibited, Fast Termination, External Termination................................... 13-12

13-16 Line Write Burst (2-1-1-1), Internal/External Termination.................................................. 13-13

13-17 Line Write Burst (3-2-2-2) with One Wait State .................................................................. 13-13

13-18 Line Write Burst-Inhibited.................................................................................................... 13-14

13-19 Example of a Misaligned Longword Transfer (32-Bit Port) ................................................ 13-14

13-20 Example of a Misaligned Word Transfer (32-Bit Port)........................................................ 13-15

14-1 MCF5282 Block Diagram with Signal Interfaces .................................................................. 14-3

15-1 Synchronous DRAM Controller Block Diagram.................................................................... 15-2

15-2 DRAM Control Register (DCR) ............................................................................................. 15-5

15-3 DRAM Address and Control Register (DACRn) ................................................................... 15-6

15-4 DRAM Controller Mask Registers (DMRn) .......................................................................... 15-8

15-5 Connections for External Memory Port Sizes ...................................................................... 15-13

15-6 Burst Read SDRAM Access ................................................................................................. 15-14

15-7 Burst Write SDRAM Access ................................................................................................ 15-15

15-8 Auto-Refresh Operation........................................................................................................ 15-16

15-9 Self-Refresh Operation ......................................................................................................... 15-17

15-10 Mode Register Set (mrs) Command ..................................................................................... 15-18

15-11 Initialization Values for DCR ............................................................................................... 15-20

15-12 SDRAM Configuration......................................................................................................... 15-21

15-13 DACR Register Configuration.............................................................................................. 15-21

15-14 DMR0 Register ..................................................................................................................... 15-22

16-1 DMA Signal Diagram............................................................................................................. 16-1

16-2 DMA Request Control Register (DMAREQC) ...................................................................... 16-2

16-3 Dual-Address Transfer............................................................................................................ 16-4

16-4 Source Address Registers (SARn).......................................................................................... 16-6

16-5 Destination Address Registers (DARn).................................................................................. 16-6

16-6 Byte Count Registers (BCRn)—BCR24BIT = 1.................................................................... 16-7

16-7 Byte Count Registers (BCRn)—BCR24BIT = 0.................................................................... 16-7

16-8 DMA Control Registers (DCRn) ............................................................................................ 16-8

16-9 DMA Status Registers (DSRn) ............................................................................................ 16-

17-1 FEC Block Diagram................................................................................................................ 17-3

17-2 Ethernet Address Recognition—Receive Block Decisions .................................................. 17-10

17-3 Ethernet Address Recognitionq—Microcode Decisions ...................................................... 17-11

Title

Page

Number

10

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxxv

Figures

Figure
Number

17-4 Ethernet Interrupt Event Register (EIR) ............................................................................... 17-21

17-5 Interrupt Mask Register (EIMR)........................................................................................... 17-23

17-6 Receive Descriptor Active Register (RDAR)....................................................................... 17-24

17-7 Transmit Descriptor Active Register (TDAR)...................................................................... 17-25

17-8 Ethernet Control Register (ECR)......................................................................................... 17-25

17-9 MII Management Frame Register (MMFR) ......................................................................... 17-26

17-10 MII Speed Control Register (MSCR) ................................................................................... 17-28

17-11 MIB Control Register (MIBC) ............................................................................................. 17-29

17-12 Receive Control Register (RCR) .......................................................................................... 17-30

17-13 Transmit Control Register (TCR) ......................................................................................... 17-31

17-14 Physical Address Low Register (PALR) .............................................................................. 17-33

17-15 Physical Address High Register (PAUR) ............................................................................. 17-33

17-16 Opcode/Pause Duration Register (OPD) .............................................................................. 17-34

17-17 Descriptor Individual Upper Address Register (IAUR) ....................................................... 17-35

17-18 Descriptor Individual Lower Address Register (IALR) ....................................................... 17-35

17-19 Descriptor Group Upper Address Register (GAUR)............................................................ 17-36

17-20 Descriptor Group Lower Address Register (GALR)............................................................ 17-37

17-21 FIFO Transmit FIFO Watermark Register (TFWR)............................................................. 17-37

17-22 FIFO Receive Bound Register (FRBR) ................................................................................ 17-38

17-23 FIFO Receive Start Register (FRSR).................................................................................... 17-39

17-24 Receive Descriptor Ring Start Register (ERDSR) ............................................................... 17-40

17-25 Transmit Buffer Descriptor Ring Start Register (ETDSR)................................................... 17-40

17-26 Receive Buffer Size Register (EMRBR) .............................................................................. 17-41

17-27 Receive Buffer Descriptor (RxBD) ...................................................................................... 17-43

17-28 Transmit Buffer Descriptor (TxBD) ..................................................................................... 17-46

18-1 Watchdog Timer Block Diagram............................................................................................ 18-2

18-2 Watchdog Control Register (WCR)........................................................................................ 18-3

18-3 Watchdog Modulus Register (WMR)..................................................................................... 18-4

18-4 Watchdog Count Register (WCNTR)..................................................................................... 18-5

18-5 Watchdog Service Register (WSR) ........................................................................................ 18-6

19-1 PIT Block Diagram................................................................................................................. 19-1

19-2 PIT Control and Status Register (PCSR)................................................................................ 19-4

19-3 PIT Modulus Register (PMR)................................................................................................. 19-6

19-4 PIT Count Register (PCNTR)................................................................................................. 19-6

19-5 Counter Reloading from the Modulus Latch .......................................................................... 19-7

19-6 Counter in Free-Running Mode.............................................................................................. 19-7

20-1 GPT Block Diagram ..........................................................................................................

20-2 GPT Input Capture/Output Compare Select Register (GPTIOS) ........................................... 20-5

20-3 GPT Input Compare Force Register (GPCFORC) ................................................................. 20-6

20-4 GPT Output Compare 3 Mask Register (GPTOC3M)............................................................ 20-6

Title

Page

Number

..... 20-2

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxxvi Freescale Semiconductor

Figures

Figure
Number

20-5 GPT Output Compare 3 Data Register (GPTOC3D).............................................................. 20-7

20-6 GPT Counter Register (GPTCNT) ......................................................................................... 20-7

20-7 GPT System Control Register 1 (GPTSCR1)......................................................................... 20-8

20-8 Fast Clear Flag Logic.............................................................................................................. 20-9

20-9 GPT Toggle-On-Overflow Register (GPTTOV).................................................................... 20-9

20-10 GPT Control Register 1 (GPTCTL1)...................................................................................... 20-9

20-11 GPT Control Register 2 (GPTCTL2).................................................................................... 20-10

20-12 GPT Interrupt Enable Register (GPTIE) .............................................................................. 20-10

20-13 GPT System Control Register 2 (GPTSCR2)....................................................................... 20-11

20-14 GPT Flag Register 1 (GPTFLG1)......................................................................................... 20-12

20-15 GPT Flag Register 2 (GPTFLG2)......................................................................................... 20-12

20-16 GPT Channel[0:3] Register (GPTCn)................................................................................... 20-13

20-17 Pulse Accumulator Control Register (GPTPACTL) ............................................................ 20-14

20-18 Pulse Accumulator Flag Register (GPTPAFLG).................................................................. 20-15

20-19 Pulse Accumulator Counter Register (GPTPACNT) ........................................................... 20-16

20-20 GPT Port Data Register (GPTPORT)................................................................................... 20-16

20-21 GPT Port Data Direction Register (GPTDDR)..................................................................... 20-17

20-22 Channel 3 Output Compare/Pulse Accumulator Logic ........................................................ 20-19

21-1 DMA Timer Block Diagram................................................................................................... 21-1

21-2 DTMRn Bit Definitions .......................................................................................................... 21-3

21-3 DTXMRn Bit Definitions ....................................................................................................... 21-4

21-4 DTERn Bit Definitions ........................................................................................................... 21-5

21-5 DTRRn Bit Definitions........................................................................................................... 21-6

21-6 DTCRn Bit Definitions........................................................................................................... 21-7

21-7 DTCNn Bit Definitions........................................................................................................... 21-7

22-1 QSPI Block Diagram .............................................................................................................. 22-2

22-2 QSPI RAM Model .................................................................................................................. 22-4

22-3 QSPI Mode Register (QMR) .................................................................................................. 22-8

22-4 QSPI Clocking and Data Transfer Example ......................................................................... 22-10

22-5 QSPI Delay Register (QDLYR) ........................................................................................... 22-10

22-6 QSPI Wrap Register (QWR)................................................................................................. 22-11

22-7 QSPI Interrupt Register (QIR).............................................................................................. 22-12

22-8 QSPI Address Register ......................................................................................................... 22-13

22-9 QSPI Data Register (QDR)................................................................................................... 22-13

22-10 Command RAM Registers (QCR0–QCR15)........................................................................ 22-14

22-11 QSPI Timing ......................................................................................................................... 22-15

23-1 Simplified Block Diagram ...................................................................................................... 23-1

23-2 UART Mode Registers 1 (UMR1n)........................................................................................ 23-4

23-3 UART Mode Register 2 (UMR2n) ......................................................................................... 23-6

23-4 UART Status Register (USRn) ............................................................................................... 23-7

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxxvii

Figures

Figure
Number

Title

Page

Number

23-5 UART Clock Select Register (UCSRn).................................................................................. 23-8

23-6 UART Command Register (UCRn)........................................................................................ 23-9

23-7 UART Receive Buffer (URBn) ............................................................................................ 23-11

23-8 UART Transmit Buffer (UTBn) ........................................................................................... 23-12

23-9 UART Input Port Change Register (UIPCRn) ..................................................................... 23-12

23-10 UART Auxiliary Control Register (UACRn)....................................................................... 23-13

23-11 UART Interrupt Status/Mask Registers (UISRn/UIMRn).................................................... 23-13

23-12 UART Baud Rate Generator Register (UBG1n) .................................................................. 23-14

23-13 UART Baud Rate Generator Register (UBG2n) .................................................................. 23-14

23-14 UART Input Port Register (UIPn) ........................................................................................ 23-15

23-15 UART Output Port Command Registers (UOP1n/UOP0n) ................................................. 23-15

23-16 UART Block Diagram Showing External and Internal Interface Signals ............................ 23-16

23-17 UART/RS-232 Interface ....................................................................................................... 23-17

23-18 Clocking Source Diagram..................................................................................................... 23-18

23-19 Transmitter and Receiver Functional Diagram..................................................................... 23-19

23-20 Transmitter Timing Diagram ............................................................................................... 23-20

23-21 Receiver Timing ................................................................................................................... 23-21

23-22 Automatic Echo .................................................................................................................... 23-23

23-23 Local Loop-Back .................................................................................................................. 23-23

23-24 Remote Loop-Back ............................................................................................................... 23-23

23-25 Multidrop Mode Timing Diagram ........................................................................................ 23-24

23-26 UART Mode Programming Flowchart ................................................................................. 23-28

24-1 I2C Module Block Diagram ................................................................................................... 24-2

24-2 I2C Standard Communication Protocol.................................................................................. 24-3

24-3 Repeated START.................................................................................................................... 24-4

24-4 Synchronized Clock SCL........................................................................................................ 24-5

24-5 I2C Address Register (I2ADR)............................................................................................... 24-6

24-6 I2C Frequency Divider Register (I2FDR) ............................................................................. 24-7

2

24-7 I
24-8 I
24-9 I

C Control Register (I2CR) ................................................................................................... 24-8

2

CR Status Register (I2SR) .................................................................................................. 24-9

2

C Data I/O Register (I2DR) .............................................................................................. 24-10

24-10 Flow-Chart of Typical I2C Interrupt Routine....................................................................... 24-14

25-1 FlexCAN Block Diagram and Pinout .................................................................................... 25-2

25-2 Typical CAN system............................................................................................................... 25-4

25-3 Extended ID Message Buffer Structure .................................................................................. 25-5

25-4 Standard ID Message Buffer Structure................................................................................... 25-5

25-5 FlexCAN Memory Map.......................................................................................................... 25-8

25-6 CAN Module Configuration Register (CANMCR).............................................................. 25-18

25-7 FlexCAN Control Register 0 (CANCTRL0) ........................................................................ 25-20

25-8 FlexCAN Control Register 1 (CANCTRL1) ........................................................................ 25-21

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xxxviii Freescale Semiconductor

Figures

Figure
Number

25-9 Prescaler Divide Register (PRESDIV) ................................................................................. 25-22

25-10 FlexCAN Control Register 2 (CANCTRL2) ........................................................................ 25-22

25-11 Free Running Timer (TIMER).............................................................................................. 25-23

25-12 Rx Mask Registers (RXGMASK, RX14MASK, and RX15MASK) ................................... 25-25

25-13 FlexCAN Error and Status Register (ESTAT) ..................................................................... 25-26

25-14 Interrupt Mask Register (IMASK)........................................................................................ 25-28

25-15 Interrupt Flag Register (IFLAG)........................................................................................... 25-29

25-16 FlexCAN Receive Error Counter (RXECTR) ...................................................................... 25-29

25-17 FlexCAN Transmit Error Counter (TXECTR)..................................................................... 25-30

26-1 MCF5282 Ports Module Block Diagram................................................................................ 26-2

26-2 Port Output Data Registers (8-bit) .......................................................................................... 26-8

26-3 Port Output Data Register (7-bit)............................................................................................ 26-8

26-4 Port Output Data Registers (6-bit) .......................................................................................... 26-8

26-5 Port Output Data Registers (4-bit) .......................................................................................... 26-9

26-6 Port Data Direction Registers (8-bit) ...................................................................................... 26-9

26-7 Port Data Direction Register (7-bit)...................................................................................... 26-10

26-8 Port Data Direction Registers (6-bit) .................................................................................... 26-10

26-9 Port Data Direction Registers (4-bit) .................................................................................... 26-10

26-10 Port Pin Data/Set Data Registers (8-bit) .............................................................................. 26-11

26-11 Port Pin Data/Set Data Register (7-bit)................................................................................. 26-11

26-12 Port Pin Data/Set Data Registers (6-bit) ............................................................................... 26-11

26-13 Port Pin Data/Set Data Registers (4-bit) ............................................................................... 26-12

26-14 Port Clear Output Data Registers (8-bit) .............................................................................. 26-12

26-15 Port Clear Output Data Register (7-bit)................................................................................ 26-13

26-16 Port Clear Output Data Registers (6-bit) .............................................................................. 26-13

26-17 Port Clear Output Data Registers (4-bit) .............................................................................. 26-13

26-18 Port B/C/D Pin Assignment Register (PBCDPAR).............................................................. 26-14

26-19 Port E Pin Assignment Register (PEPAR) ........................................................................... 26-15

26-20 Port F Pin Assignment Register (PFPAR)............................................................................ 26-17

26-21 Port J Pin Assignment Register (PJPAR) ............................................................................ 26-18

26-22 Port SD Pin Assignment Register (PSDPAR) ...................................................................... 26-19

26-23 Port AS Pin Assignment Register (PASPAR) ...................................................................... 26-19

26-24 Port EH/EL Pin Assignment Register (PEHLPAR) ............................................................ 26-20

26-25 Port QS Pin Assignment Register (PQSPAR) ...................................................................... 26-21

26-26 Port TC Pin Assignment Register (PTCPAR) ..................................................................... 26-22

26-27 Port TD Pin Assignment Register (PTDPAR)..................................................................... 26-23

26-28 Port UA Pin Assignment Register (PUAPAR).................................................................... 26-24

26-29 Digital Input Timing ............................................................................................................. 26-25

26-30 Digital Output Timing .......................................................................................................... 26-26

27-1 Chip Configuration Module Block Diagram .......................................................................... 27-2

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xxxix

Figures

Figure
Number

27-2 Chip Configuration Register (CCR) ....................................................................................... 27-5

27-3 Reset Configuration Register (RCON) ................................................................................... 27-6

27-4 Chip Identification Register (CIR) ......................................................................................... 27-8

28-1 QADC Block Diagram............................................................................................................ 28-2

28-2 QADC Input and Output Signals ............................................................................................ 28-4

28-3 QADC Module Configuration Register (QADCMCR) .......................................................... 28-7

28-4 QADC Port QA Data Register (PORTQA) ............................................................................ 28-8

28-5 QADC Port QB Data Register (PORTQB)............................................................................. 28-9

28-6 QADC Port QA Data Direction Register (DDRQA).............................................................. 28-9

28-7 Port QB Data Direction Register (DDRQB)......................................................................... 28-10

28-8 QADC Control Register 0 (QACR0).................................................................................... 28-11

28-9 QADC Control Register 1 (QACR1).................................................................................... 28-13

28-10 QADC Control Register 2 (QACR2).................................................................................... 28-16

28-11 QADC Status Register 0 (QASR0)....................................................................................... 28-21

28-12 Queue Status Transition........................................................................................................ 28-24

28-13 QADC Status Register 1 (QASR1)....................................................................................... 28-25

28-14 Conversion Command Word Table (CCW) ......................................................................... 28-26

28-15 Right-Justified Unsigned Result Register (RJURR)............................................................. 28-28

28-16 Left-Justified Signed Result Register (LJSRR) .................................................................... 28-29

28-17 Left-Justified Unsigned Result Register (LJURR) ............................................................... 28-30

28-18 External Multiplexing Configuration.................................................................................... 28-32

28-19 QADC Analog Subsystem Block Diagram .......................................................................... 28-34

28-20 Conversion Timing ............................................................................................................... 28-35

28-21 Bypass Mode Conversion Timing ........................................................................................ 28-35

28-22 QADC Queue Operation with Pause .................................................................................... 28-38

28-23 CCW Priority Situation 1...................................................................................................... 28-40

28-24 CCW Priority Situation 2...................................................................................................... 28-40

28-25 CCW Priority Situation 3...................................................................................................... 28-41

28-26 CCW Priority Situation 4...................................................................................................... 28-41

28-27 CCW Priority Situation 5...................................................................................................... 28-42

28-28 CCW Priority Situation 6...................................................................................................... 28-42

28-29 CCW Priority Situation 7...................................................................................................... 28-43

28-30 CCW Priority Situation 8...................................................................................................... 28-43

28-31 CCW Priority Situation 9...................................................................................................... 28-44

28-32 CCW Priority Situation 10.................................................................................................... 28-44

28-33 CCW Priority Situation 11.................................................................................................... 28-45

28-34 CCW Freeze Situation 12 ..................................................................................................... 28-45

28-35 CCW Freeze Situation 13 ..................................................................................................... 28-46

28-36 CCW Freeze Situation 14 ..................................................................................................... 28-46

28-37 . CCW Freeze Situation 15 ................................................................................................... 28-46

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xl Freescale Semiconductor

Figures

Figure
Number

Title

Page

Number

28-38 CCW Freeze Situation 16 ..................................................................................................... 28-46

28-39 CCW Freeze Situation 17 ..................................................................................................... 28-47

28-40 CCW Freeze Situation 18 ..................................................................................................... 28-47

28-41 CCW Freeze Situation 19 ..................................................................................................... 28-47

28-42 QADC Clock Subsystem Functions ..................................................................................... 28-54

28-43 QADC Conversion Queue Operation ................................................................................... 28-56

28-44 Equivalent Analog Input Circuitry ....................................................................................... 28-59

28-45 Errors Resulting from Clipping ............................................................................................ 28-60

28-46 External Positive Edge Trigger Mode Timing with Pause ................................................... 28-61

28-47 Gated Mode, Single Scan Timing......................................................................................... 28-62

28-48 Gated Mode, Continuous Scan Timing................................................................................. 28-62

28-49 Star-Ground at the Point of Power Supply Origin................................................................ 28-64

28-50 Input Signal Subjected to Negative Stress............................................................................ 28-65

28-51 Input Signal Subjected to Positive Stress ............................................................................. 28-65

28-52 External Multiplexing of Analog Signal Sources ................................................................. 28-67

28-53 Electrical Model of an A/D Input Signal .............................................................................. 28-68

29-1 Reset Controller Block Diagram............................................................................................. 29-1

29-2 Reset Control Register (RCR) ................................................................................................ 29-3

29-3 Reset Status Register (RSR) ................................................................................................... 29-4

29-4 Reset Control Flow ................................................................................................................. 29-7

30-1 Processor/Debug Module Interface ........................................................................................ 30-1

30-2 CLKOUT Timing ................................................................................................................... 30-2

30-3 Example JMP Instruction Output on PST/DDATA ............................................................... 30-4

30-4 Debug Programming Model ................................................................................................... 30-6

30-5 Address Attribute Trigger Register (AATR) .......................................................................... 30-8

30-6 Address Breakpoint Registers (ABLR, ABHR) ..................................................................... 30-9

30-7 Configuration/Status Register (CSR).................................................................................... 30-10

30-8 Data Breakpoint/Mask Registers (DBR/DBMR) ................................................................. 30-12

30-9 Program Counter Breakpoint Register (PBR) ...................................................................... 30-14

30-10 Program Counter Breakpoint Mask Register (PBMR) ......................................................... 30-14

30-11 Trigger Definition Register (TDR) ....................................................................................... 30-15

30-12 BDM Serial Interface Timing ............................................................................................... 30-18

30-13 Receive BDM Packet............................................................................................................ 30-19

30-14 Transmit BDM Packet .......................................................................................................... 30-19

30-15 BDM Command Format ....................................................................................................... 30-21

30-16 Command Sequence Diagram .............................................................................................. 30-22

30-17
30-18
30-19

RAREG/RDREG Command Format ......................................................................................... 30-23

RAREG/RDREG Command Sequence...................................................................................... 30-23

WAREG/WDREG Command Format........................................................................................ 30-23

30-20 WAREG/WDREG Command Sequence.................................................................................... 30-24

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xli

Figures

Figure
Number

30-21 READ Command/Result Formats........................................................................................... 30-25

30-22 READ Command Sequence.................................................................................................... 30-25

30-23 WRITE Command Format ...................................................................................................... 30-26

30-24 WRITE Command Sequence .................................................................................................. 30-27

30-25 DUMP Command/Result Formats ......................................................................................... 30-28

30-26 DUMP Command Sequence ................................................................................................... 30-29

30-27 FILL Command Format......................................................................................................... 30-30

30-28 FILL Command Sequence...................................................................................................... 30-30

30-29 GO Command Format............................................................................................................ 30-31

30-30 GO Command Sequence........................................................................................................ 30-31

30-31 NOP Command Format.......................................................................................................... 30-31

30-32 NOP Command Sequence ...................................................................................................... 30-31

30-33 RCREG Command/Result Formats......................................................................................... 30-32

30-34 RCREG Command Sequence.................................................................................................. 30-33

30-35 WCREG Command/Result Formats........................................................................................ 30-34

30-36 WCREG Command Sequence................................................................................................. 30-35

30-37 RDMREG Command/Result Formats..................................................................................... 30-35

30-38 RDMREG Command Sequence............................................................................................... 30-36

30-39 WDMREG BDM Command Format........................................................................................ 30-36

30-40 WDMREG Command Sequence.............................................................................................. 30-36

30-41 Recommended BDM Connector........................................................................................... 30-45

31-1 JTAG Block Diagram ............................................................................................................. 31-1

31-2 IDCODE Register ................................................................................................................... 31-4

31-3 TAP Controller State Machine Flow ...................................................................................... 31-6

32-1 MCF5282 Pinout (256 MAPBGA)......................................................................................... 32-1

32-2 256 MAPBGA Package Dimensions...................................................................................... 32-6

33-1 Typical WAIT/DOZE Mode Current Consumption............................................................... 33-5

33-2 General Input Timing Requirements .................................................................................... 33-12

33-3 Read/Write (Internally Terminated) Timing......................................................................... 33-14

33-4 Read Bus Cycle Terminated by TA...................................................................................... 33-15

33-5 Read Bus Cycle Terminated by TEA ................................................................................... 33-16

33-6 SDRAM Read Cycle............................................................................................................. 33-17

33-7 SDRAM Write Cycle............................................................................................................ 33-18

33-8 GPIO Timing ........................................................................................................................ 33-19

33-9 RSTI and Configuration Override Timing............................................................................ 33-20

33-10 I2C Input/Output Timings..................................................................................................... 33-21

33-11 MII Receive Signal Timing Diagram ................................................................................... 33-22

33-12 MII Transmit Signal Timing Diagram.................................................................................. 33-23

33-13 MII Async Inputs Timing Diagram ...................................................................................... 33-23

33-14 MII Serial Management Channel Timing Diagram.............................................................. 33-24

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xlii Freescale Semiconductor

Figures

Figure
Number

33-15 QSPI Timing ......................................................................................................................... 33-25

33-16 Test Clock Input Timing....................................................................................................... 33-26

33-17 Boundary Scan (JTAG) Timing............................................................................................ 33-26

33-18 Test Access Port Timing....................................................................................................... 33-26

33-19 TRST Timing........................................................................................................................ 33-27

33-20 BKPT Timing ....................................................................................................................... 33-27

33-21 Real-Time Trace AC Timing................................................................................................ 33-28

33-22 BDM Serial Port AC Timing ................................................................................................ 33-28

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xliii

Figures

Figure
Number

Title

Page

Number

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

xliv Freescale Semiconductor

Tables

Tabl e
Number

1-1 Cache Configuration ................................................................................................................. 1-7

2-1 CCR Field Descriptions ............................................................................................................ 2-3

2-2 SR Field Descriptions ............................................................................................................... 2-5

2-3 ColdFire CPU Registers............................................................................................................ 2-7

2-4 ISA Revision A+ New Instructions .......................................................................................... 2-8

2-5 Exception Vector Assignments.................................................................................................2-9

2-6 Format Field Encodings.......................................................................................................... 2-10

2-7 Fault Status Encodings............................................................................................................ 2-11

2-8 D0 Hardware Configuration Info Field Description............................................................... 2-16

2-9 D1 Local Memory Hardware Configuration Information Field Description.......................... 2-17

2-10 Misaligned Operand References............................................................................................. 2-20

2-11 Move Byte and Word Execution Times ................................................................................. 2-20

2-12 Move Long Execution Times ................................................................................................ 2-21

2-13 One Operand Instruction Execution Times ............................................................................ 2-21

2-14 Two Operand Instruction Execution Times............................................................................ 2-22

2-15 Miscellaneous Instruction Execution Times........................................................................... 2-24

2-16 EMAC Instruction Execution Times ...................................................................................... 2-24

2-17 General Branch Instruction Execution Times......................................................................... 2-26

2-18 BRA, Bcc Instruction Execution Times ................................................................................. 2-26

3-1 MACSR Field Descriptions ...................................................................................................... 3-4

3-2 Summary of S/U, F/I, and R/T Control Bits ............................................................................. 3-5

3-3 MAC Instruction Summary ......................................................................................................3-8

4-1 Initial Fetch Offset vs. CLNF Bits............................................................................................ 4-4

4-2 Instruction Cache Operation as Defined by CACR[31, 10] ..................................................... 4-5

4-3 Memory Map of Cache Registers ............................................................................................. 4-5

4-4 CACR Field Descriptions ......................................................................................................... 4-6

4-5 Cache Configuration as Defined by CACR[31, 23, 22] ........................................................... 4-8

4-6 Cache Invalidate All as Defined by CACR[23, 22, 21, 20]...................................................... 4-9

4-7 External Fetch Size Based on Miss Address and CLNF .......................................................... 4-9

4-8 ACR Field Descriptions.......................................................................................................... 4-10

5-1 SRAM Base Address Register.................................................................................................. 5-2

5-2 Typical RAMBAR Setting Examples....................................................................................... 5-4

6-1 CFM Configuration Field ........................................................................................................ 6-5

6-2 FLASHBAR Field Descriptions ............................................................................................... 6-7

6-3 CFM Register Address Map .....................................................................................................6-7

6-4 CFMCR Field Descriptions ...................................................................................................... 6-8

6-5 CFMCLKD Field Descriptions................................................................................................. 6-9

6-6 CFMSEC Field Descriptions .................................................................................................. 6-10

6-7 CFMPROT Field Descriptions ............................................................................................... 6-12

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xlv

Tables

Table
Number

6-8 CFMSACC Field Descriptions ............................................................................................... 6-14

6-9 CFMDACC Field Descriptions .............................................................................................. 6-14

6-10 CFMUSTAT Field Descriptions............................................................................................. 6-15

6-11 CFMCMD Field Descriptions ................................................................................................ 6-16

6-12 CFMCMD User Mode Commands......................................................................................... 6-16

6-13 Flash User Commands ............................................................................................................ 6-19

6-14 CFM Interrupt Sources ........................................................................................................... 6-24

7-1 Chip Configuration Module Memory Map............................................................................... 7-2

7-2 LPICR Field Description .......................................................................................................... 7-3

7-3 XLPM_IPL Settings ................................................................................................................. 7-3

7-4 LPCR Field Descriptions .......................................................................................................... 7-4

7-5 Low-Power Modes.................................................................................................................... 7-4

7-6 PLL/CLKOUT Stop Mode Operation ...................................................................................... 7-5

7-7 CPU and Peripherals in Low-Power Modes ........................................................................... 7-14

8-1 SCM Register Map ................................................................................................................... 8-2

8-2 IPSBAR Field Description........................................................................................................ 8-3

8-3 RAMBAR Field Description .................................................................................................... 8-4

8-4 CRSR Field Descriptions.......................................................................................................... 8-5

8-5 CWCR Field Description.......................................................................................................... 8-6

8-6 Core Watchdog Timer Delay....................................................................................................8-7

8-7 MPARK Field Description ..................................................................................................... 8-10

8-8 SACU Register Memory Map ................................................................................................ 8-12

8-9 MPR[n] Field Descriptions..................................................................................................... 8-13

8-10 PACR Field Descriptions........................................................................................................ 8-14

8-11 PACR ACCESSCTRL Bit Encodings.................................................................................... 8-14

8-12 Peripheral Access Control Registers (PACRs)....................................................................... 8-14

8-13 Grouped PeripheralAccess Control Register (GPACR) Field Descriptions........................... 8-16

8-14 GPACR ACCESS_CTRL Bit Encodings ............................................................................... 8-16

8-15 GPACR Address Space .......................................................................................................... 8-17

9-1 Clock Module Operation in Low-power Modes....................................................................... 9-2

9-2 Signal Properties ...................................................................................................................... 9-4

9-3 Clock Module Memory Map .................................................................................................... 9-5

9-4 SYNCR Field Descriptions....................................................................................................... 9-6

9-5 SYNSR Field Descriptions ....................................................................................................... 9-9

9-6 System Clock Modes ............................................................................................................. 9-10

9-7 Clock Out and Clock In Relationships ................................................................................... 9-10

9-8 Charge Pump Current and MFD in Normal Mode Operation ................................................ 9-13

9-9 Loss of Clock Summary ......................................................................................................... 9-15

9-10 Stop Mode Operation.............................................................................................................. 9-16

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

xlvi Freescale Semiconductor

Tables

Table
Number

10-1 Interrupt Priority Within a Level ............................................................................................ 10-2

10-2 Interrupt Controller Base Addresses....................................................................................... 10-4

10-3 Interrupt Controller Memory Map.......................................................................................... 10-4

10-4 IPRHn Field Descriptions....................................................................................................... 10-6

10-6 IMRHn Field Descriptions...................................................................................................... 10-7

10-5 IPRLn Field Descriptions ....................................................................................................... 10-7

10-7 IMRLn Field Descriptions ...................................................................................................... 10-8

10-8 INTFRCHn Field Descriptions............................................................................................... 10-9

10-9 INTFRCLn Field Descriptions ............................................................................................... 10-9

10-10 IRQn Field Descriptions ....................................................................................................... 10-10

10-11 IACKLPRn Field Descriptions............................................................................................. 10-10

10-12 ICRnx Field Descriptions ..................................................................................................... 10-11

10-13 Interrupt Source Assignment for INTC0 .............................................................................. 10-12

10-14 Interrupt Source Assignment for INTC1 .............................................................................. 10-15

10-15 SWIACK and L1IACK-L7IACK Field Descriptions........................................................... 10-16

11-1 Edge Port Module Operation in Low-power Modes .............................................................. 11-2

11-2 Edge Port Module Memory Map ............................................................................................ 11-3

11-3 EPPAR Field Descriptions...................................................................................................... 11-4

11-4 EPDD Field Descriptions........................................................................................................ 11-4

11-5 EPIER Field Descriptions....................................................................................................... 11-5

11-6 EPDR Field Descriptions........................................................................................................ 11-5

11-7 EPPDR Field Descriptions...................................................................................................... 11-6

11-8 EPFR Field Descriptions ........................................................................................................ 11-6

12-1 Chip Select Module Signals.................................................................................................... 12-1

12-2 Byte Enables/Byte Write Enable Signal Settings ................................................................... 12-2

12-3 Accesses by Matches in CSARs and DACRs......................................................................... 12-4

12-4 D[19:18] External Boot Chip Select Configuration ............................................................... 12-5

12-5 Chip Select Registers .............................................................................................................. 12-5

12-6 CSARn Field Description ....................................................................................................... 12-6

12-7 CSMRn Field Descriptions..................................................................................................... 12-7

12-8 CSCRn Field Descriptions...................................................................................................... 12-8

13-1 ColdFire Bus Signal Summary .............................................................................................. 13-1

13-2 Accesses by Matches in CSCRs and DACRs......................................................................... 13-4

13-3 Bus Cycle States .................................................................................................................... 13-5

13-4 Allowable Line Access Patterns ........................................................................................... 13-10

14-1 MCF5282 Signal Description ................................................................................................ 14-3

14-2 MCF5282 Alphabetical Signal Index ..................................................................................... 14-8

14-3 MCF5282 Signals and Pin Numbers Sorted by Function..................................................... 14-11

14-4 Pin Reset States at Reset (Single-Chip Mode)...................................................................... 14-17

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xlvii

Tables

Table
Number

14-5 Default Signal Functions After System Reset (External Boot Mode) .................................. 14-17

14-6 Transfer Size Encoding......................................................................................................... 14-19

14-7 Processor Status Encoding.................................................................................................... 14-30

15-1 SDRAM Commands ............................................................................................................... 15-3

15-2 Synchronous DRAM Signal Connections .............................................................................. 15-4

15-3 DRAM Controller Registers ................................................................................................... 15-4

15-4 DCR Field Descriptions.......................................................................................................... 15-5

15-5 DACRn Field Descriptions..................................................................................................... 15-6

15-6 DMRn Field Descriptions....................................................................................................... 15-8

15-7 Generic Address Multiplexing Scheme .................................................................................. 15-9

15-8 MCF5282 to SDRAM Interface (8-Bit Port, 9-Column Address Lines).............................. 15-10

15-9 MCF5282 to SDRAM Interface (8-Bit Port,10-Column Address Lines)............................. 15-10

15-10 MCF5282 to SDRAM Interface (8-Bit Port,11-Column Address Lines)............................ 15-10

15-11 MCF5282 to SDRAM Interface (8-Bit Port,12-Column Address Lines)............................ 15-10

15-12 MCF5282 to SDRAM Interface (8-Bit Port,13-Column Address Lines)............................. 15-10

15-13 MCF5282 to SDRAM Interface (16-Bit Port, 8-Column Address Lines)............................ 15-11

15-14 MCF5282 to SDRAM Interface (16-Bit Port, 9-Column Address Lines)........................... 15-11

15-15 MCF5282 to SDRAM Interface (16-Bit Port, 10-Column Address Lines)......................... 15-11

15-16 MCF5282 to SDRAM Interface (16-Bit Port, 11-Column Address Lines).......................... 15-11

15-17 MCF5282 to SDRAM Interface (16-Bit Port, 12-Column Address Lines).......................... 15-11

15-18 MCF5282 to SDRAM Interface (16-Bit Port, 13-Column-Address Lines) ........................ 15-12

15-19 MCF5282 to SDRAM Interface (32-Bit Port, 8-Column Address Lines)............................ 15-12

15-20 MCF5282 to SDRAM Interface (32-Bit Port, 9-Column Address Lines)............................ 15-12

15-21 MCF5282 to SDRAM Interface (32-Bit Port, 10-Column Address Lines).......................... 15-12

15-22 MCF5282 to SDRAM Interface (32-Bit Port, 11-Column Address Lines).......................... 15-12

15-23 MCF5282 to SDRAM Interface (32-Bit Port, 12-Column Address Lines).......................... 15-13

15-24 SDRAM Hardware Connections ......................................................................................... 15-13

15-25 SDRAM Example Specifications ........................................................................................ 15-19

15-26 SDRAM Hardware Connections ......................................................................................... 15-20

15-27 DCR Initialization Values..................................................................................................... 15-20

15-28 DACR Initialization Values.................................................................................................. 15-21

15-29 DMR0 Initialization Values.................................................................................................. 15-22

15-30 Mode Register Initialization ................................................................................................ 15-23

15-31 Mode Register Mapping to MCF5282 A[31:0] .................................................................... 15-23

16-1 DMAREQC Field Description................................................................................................ 16-2

16-2 Memory Map for DMA Controller Module Registers............................................................ 16-5

16-3 DCRn Field Descriptions........................................................................................................ 16-8

16-4 DSRn Field Descriptions ..................................................................................................... 16-10

17-1 ECR[ETHER_EN] De-Assertion Effect on FEC ................................................................... 17-5

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

xlviii Freescale Semiconductor

Tables

Table
Number

17-2 User Initialization (Before ECR[ETHER_EN]) ..................................................................... 17-5

17-3 FEC User Initialization (Before ECR[ETHER_EN])............................................................. 17-5

17-4 Microcontroller Initialization.................................................................................................. 17-6

17-5 MII Mode................................................................................................................................ 17-6

17-6 7-Wire Mode Configuration ................................................................................................... 17-7

17-7 Destination Address to 6-Bit Hash ....................................................................................... 17-12

17-8 PAUSE Frame Field Specification ....................................................................................... 17-14

17-9 Module Memory Map........................................................................................................... 17-17

17-10 FEC Register Memory Map.................................................................................................. 17-17

17-11 MIB Counters Memory Map ................................................................................................ 17-19

17-12 EIR Field Descriptions.......................................................................................................... 17-21

17-13 EIMR Field Descriptions ...................................................................................................... 17-23

17-14 RDAR Field Descriptions..................................................................................................... 17-24

17-15 TDAR Field Descriptions ..................................................................................................... 17-25

17-16 ECR Field Descriptions ........................................................................................................ 17-26

17-17 MMFR Field Descriptions .................................................................................................... 17-27

17-18 MSCR Field Descriptions..................................................................................................... 17-28

17-19 Programming Examples for MSCR...................................................................................... 17-28

17-20 MIBC Field Descriptions...................................................................................................... 17-29

17-21 RCR Field Descriptions ........................................................................................................ 17-30

17-22 TCR Field Descriptions ........................................................................................................ 17-32

17-23 PALR Field Descriptions...................................................................................................... 17-33

17-24 PAUR Field Descriptions ..................................................................................................... 17-34

17-25 OPD Field Descriptions ........................................................................................................ 17-34

17-26 IAUR Field Descriptions ...................................................................................................... 17-35

17-27 IALR Field Descriptions....................................................................................................... 17-36

17-28 GAUR Field Descriptions..................................................................................................... 17-36

17-29 GALR Field Descriptions ..................................................................................................... 17-37

17-30 TFWR Field Descriptions..................................................................................................... 17-38

17-31 FRBR Field Descriptions...................................................................................................... 17-38

17-32 FRSR Field Descriptions ...................................................................................................... 17-39

17-33 ERDSR Field Descriptions ................................................................................................... 17-40

17-34 ETDSR Field Descriptions ..................................................................................................

17-35 EMRBR Field Descriptions .................................................................................................. 17-41

17-36 Receive Buffer Descriptor Field Definitions ........................................................................ 17-44

17-37 Transmit Buffer Descriptor Field Definitions ...................................................................... 17-46

18-1 Watchdog Module Operation in Low-power Modes .............................................................. 18-1

18-2 Watchdog Timer Module Memory Map................................................................................. 18-3

18-3 WCR Field Descriptions......................................................................................................... 18-4

Title

Page

Number

. 17-41

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor xlix

Tables

Table
Number

18-4 WMR Field Descriptions ........................................................................................................ 18-5

18-5 WCNTR Field Descriptions.................................................................................................... 18-5

19-1 PIT Module Operation in Low-power Modes ........................................................................ 19-2

19-2 Programmable Interrupt Timer Modules Memory Map ......................................................... 19-3

19-3 PCSR Field Descriptions ........................................................................................................ 19-4

19-4 PIT Interrupt Requests ............................................................................................................ 19-8

20-1 Watchdog Module Operation in Low-power Modes .............................................................. 20-3

20-2 Signal Properties ..................................................................................................................... 20-3

20-3 GPT Modules Memory Map................................................................................................... 20-4

20-4 GPTIOS Field Descriptions .................................................................................................... 20-5

20-5 GPTCFORC Field Descriptions ............................................................................................. 20-6

20-6 GPTOC3M Field Descriptions ............................................................................................... 20-7

20-7 GPTOC3D Field Descriptions ................................................................................................ 20-7

20-8 GPTCNT Field Descriptions .................................................................................................. 20-8

20-9 GPTSCR1 Field Descriptions................................................................................................. 20-8

20-10 GPTTOV Field Description.................................................................................................... 20-9

20-11 GPTCL1 Field Descriptions ................................................................................................. 20-10

20-12 GPTLCTL2 Field Descriptions ............................................................................................ 20-10

20-13 GPTIE Field Descriptions..................................................................................................... 20-11

20-14 GPTSCR2 Field Descriptions............................................................................................... 20-11

20-15 GPTFLG1 Field Descriptions............................................................................................... 20-12

20-16 GPTFLG2 Field Descriptions............................................................................................... 20-13

20-17 GPTCn Field Descriptions.................................................................................................... 20-13

20-18 GPTPACTL Field Descriptions............................................................................................ 20-14

20-19 GPTPAFLG Field Descriptions............................................................................................ 20-15

20-20 GPTPACR Field Descriptions .............................................................................................. 20-16

20-21 GPTPORT Field Descriptions .............................................................................................. 20-16

20-22 GPTDDR Field Descriptions ................................................................................................ 20-17

20-23 GPT Settings and Pin Functions ........................................................................................... 20-20

20-24 GPT Interrupt Requests ........................................................................................................ 20-21

21-1 DMA Timer Module Memory Map....................................................................................... 21-3

21-2 DTMRn Field Descriptions .................................................................................................... 21-4

21-3 DTXMRn Field Descriptions..................................................................................................

21-4 DTERn Field Descriptions...................................................................................................... 21-6

22-1 QSPI Input and Output Signals and Functions ....................................................................... 22-2

22-2 QSPI_CLK Frequency as Function of System Clock and Baud Rate .................................... 22-6

22-3 QSPI Registers........................................................................................................................ 22-8

22-4 QMR Field Descriptions......................................................................................................... 22-9

22-5 QDLYR Field Descriptions .................................................................................................. 22-11

Title

Page

Number

21-5

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

l Freescale Semiconductor

Tables

Table
Number

22-6 QWR Field Descriptions....................................................................................................... 22-11

22-7 QIR Field Descriptions ......................................................................................................... 22-12

22-8 QCR0–QCR15 Field Descriptions........................................................................................ 22-14

23-1 UART Module Memory Map ................................................................................................. 23-2

23-2 UMR1n Field Descriptions..................................................................................................... 23-5

23-3 UMR2n Field Descriptions..................................................................................................... 23-6

23-4 USRn Field Descriptions ........................................................................................................ 23-7

23-5 UCSRn Field Descriptions...................................................................................................... 23-9

23-6 UCRn Field Descriptions...................................................................................................... 23-10

23-7 UIPCRn Field Descriptions .................................................................................................. 23-12

23-8 UACRn Field Descriptions................................................................................................... 23-13

23-9 UISRn/UIMRn Field Descriptions ....................................................................................... 23-14

23-10 UIPn Field Descriptions........................................................................................................ 23-15

23-11 UOP1/UOP0 Field Descriptions........................................................................................... 23-15

23-12 UART Module Signals ......................................................................................................... 23-17

23-13 UART Interrupts ................................................................................................................... 23-26

23-14 UART DMA Requests.......................................................................................................... 23-27

23-15 UART Module Initialization Sequence ................................................................................ 23-27

24-1 I2C Interface Memory Map ................................................................................................... 24-5

24-2 I2ADR Field Descriptions ...................................................................................................... 24-6

24-3 I2FDR Field Descriptions....................................................................................................... 24-7

24-4 I2CR Field Descriptions ......................................................................................................... 24-8

24-5 I2SR Field Descriptions.......................................................................................................... 24-9

25-1 FlexCAN Memory Map.......................................................................................................... 25-2

25-2 Common Extended/Standard Format Frames......................................................................... 25-6

25-3 Message Buffer Codes for Receive Buffers............................................................................ 25-6

25-4 Message Buffer Codes for Transmit Buffers.......................................................................... 25-6

25-5 Extended Format Frames ........................................................................................................ 25-7

25-6 Standard Format Frames......................................................................................................... 25-7

25-7 Examples of System Clock/CAN Bit-Rate/S-Clock............................................................. 25-13

25-8 CANMCR Field Descriptions............................................................................................... 25-18

25-9 CANCTRL0 Field Descriptions ........................................................................................... 25-20

25-10 Transmit Pin Configuration .................................................................................................. 25-20

25-11 CANCTRL1 Field Descriptions ........................................................................................... 25-21

25-12 PRESDIV Field Descriptions ............................................................................................... 25-22

25-13 CANCTRL2 Field Descriptions ........................................................................................... 25-22

25-14 TIMER Field Descriptions.................................................................................................... 25-23

25-15 Mask examples for Normal/Extended Messages.................................................................. 25-24

25-16 RXGMASK, RX14MASK, and RX15MASK Field Descriptions ....................................... 25-25

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor li

Tables

Table
Number

25-17 ESTAT Field Descriptions.................................................................................................... 25-26

25-18 IMASK Field Descriptions ................................................................................................... 25-28

25-19 IFLAG Field Descriptions .................................................................................................... 25-29

25-20 RXECTR Field Descriptions ................................................................................................ 25-29

25-21 TXECTR Field Descriptions ................................................................................................ 25-30

26-1 MCF5282 Ports External Signals ........................................................................................... 26-4

26-2 MCF5282 Ports Module Memory Map .................................................................................. 26-6

26-3 PORTn (8-bit, 7-bit, 6-bit, and 4-bit) Field Descriptions ....................................................... 26-9

26-4 DDRn (8-bit, 6-bit, and 4-bit) Field Descriptions ................................................................ 26-10

26-5 PORTnP/SETn (8-bit, 6-bit, and 4-bit) Field Descriptions .................................................. 26-12

26-6 CLRn (8-bit,7-bit, 6-bit, and 4-bit) Field Descriptions......................................................... 26-13

26-7 PBCDPAR Field Descriptions.............................................................................................. 26-14

26-8 Reset Values for PBCDPAR Bits ......................................................................................... 26-14

26-9 PEPAR Field Descriptions.................................................................................................... 26-15

26-10 Reset Values for PEPAR Bits and Fields ............................................................................. 26-16

26-11 PFPAR Field Descriptions.................................................................................................... 26-17

26-12 PJPAR Field Descriptions .................................................................................................... 26-18

26-13 PSDPAR Field Descriptions................................................................................................. 26-19

26-14 PASPAR Field Descriptions................................................................................................. 26-20

26-15 PEHLPAR Field Descriptions .............................................................................................. 26-21

26-16 PQSPAR Field Description .................................................................................................. 26-21

26-17 PTCPAR Field Descriptions................................................................................................. 26-22

26-18 PTDPAR Field Descriptions................................................................................................. 26-23

26-19 PUAPAR Field Descriptions ................................................................................................ 26-24

27-1 Signal Properties .................................................................................................................... 27-3

27-2 Write-Once Bits Read/Write Accessibility............................................................................. 27-4

27-3 Chip Configuration Module Memory Map............................................................................. 27-4

27-4 CCR Field Descriptions .......................................................................................................... 27-5

27-5 RCON Field Descriptions....................................................................................................... 27-6

27-6 RCSC Chip Select Configuration ........................................................................................... 27-7

27-7 BOOTPS Port Size Configuration .......................................................................................... 27-7

27-8 CIR Field Description............................................................................................................. 27-8

27-9 Reset Configuration Pin States During Reset ......................................................................... 27-9

27-10 Configuration During Reset................................................................................................... 27-9

27-11 Chip Configuration Mode Selection ..................................................................................... 27-11

27-12 Output Pad Driver Strength Selection .................................................................................. 27-11

27-13 Clock Mode Selection........................................................................................................... 27-12

28-1 Multiplexed Analog Input Channels....................................................................................... 28-5

28-2 QADC Memory Map .............................................................................................................. 28-6

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

lii Freescale Semiconductor

Tables

Table
Number

28-3 QADCMCR Field Descriptions.............................................................................................. 28-8

28-4 QACR0 Field Descriptions................................................................................................... 28-11

28-5 Prescaler fSYS Divide-by Values......................................................................................... 28-12

28-6 QACR1 Field Descriptions................................................................................................... 28-13

28-7 Queue 1 Operating Modes .................................................................................................... 28-14

28-8 QACR2 Field Descriptions................................................................................................... 28-17

28-9 Queue 2 Operating Modes .................................................................................................... 28-17

28-10 QASR0 Field Descriptions ................................................................................................... 28-21

28-11 CCW Pause Bit Response..................................................................................................... 28-22

28-12 Queue Status ......................................................................................................................... 28-22

28-13 QASR1 Field Descriptions ................................................................................................... 28-25

28-14 CCW Field Descriptions....................................................................................................... 28-26

28-15 Input Sample Times .............................................................................................................. 28-27

28-16 Non-Multiplexed Channel Assignments and Signal Designations....................................... 28-27

28-17 Multiplexed Channel Assignments and Signal Designations ............................................... 28-28

28-18 RJURR Field Descriptions.................................................................................................... 28-29

28-19 LJSRR Field Descriptions .................................................................................................... 28-29

28-20 LJURR Field Descriptions.................................................................................................... 28-30

28-21 Analog Input Channels ......................................................................................................... 28-33

28-22 Trigger Events....................................................................................................................... 28-39

28-23 Status Bits ............................................................................................................................. 28-39

28-24 External Circuit Settling Time to 1/2 LSB ........................................................................... 28-69

28-25 Error Resulting from Input Leakage (IOff) .......................................................................... 28-70

28-26 QADC Status Flags and Interrupt Sources ........................................................................... 28-70

29-1 Reset Controller Signal Properties......................................................................................... 29-2

29-2 Reset Controller Memory Map ............................................................................................... 29-2

29-3 RCR Field Descriptions .......................................................................................................... 29-3

29-4 RSR Field Descriptions .......................................................................................................... 29-4

29-5 Reset Source Summary........................................................................................................... 29-5

30-1 Debug Module Signals............................................................................................................ 30-2

30-2 Processor Status Encoding...................................................................................................... 30-3

30-3 BDM/Breakpoint Registers..................................................................................................... 30-7

30-4 Rev. A Shared BDM/Breakpoint Hardware ........................................................................... 30-7

30-5 AATR Field Descriptions ....................................................................................................... 30-8

30-6 ABLR Field Description....................................................................................................... 30-10

30-7 ABHR Field Description ...................................................................................................... 30-10

30-8 CSR Field Descriptions ........................................................................................................ 30-11

30-9 DBR Field Descriptions........................................................................................................ 30-13

30-10 DBMR Field Descriptions .................................................................................................... 30-13

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor liii

Tables

Table
Number

30-11 Access Size and Operand Data Location.............................................................................. 30-13

30-12 PBR Field Descriptions ........................................................................................................ 30-14

30-13 PBMR Field Descriptions..................................................................................................... 30-14

30-14 TDR Field Descriptions ........................................................................................................ 30-15

30-15 Receive BDM Packet Field Description............................................................................... 30-19

30-16 Transmit BDM Packet Field Description ............................................................................. 30-19

30-17 BDM Command Summary ................................................................................................... 30-20

30-18 BDM Field Descriptions....................................................................................................... 30-21

30-19 Control Register Map............................................................................................................ 30-32

30-20 Definition of DRc Encoding—Read..................................................................................... 30-35

30-21 DDATA[3:0]/CSR[BSTAT] Breakpoint Response.............................................................. 30-37

30-22 PST/DDATA Specification for User-Mode Instructions...................................................... 30-39

30-23 PST/DDATA Specification for MAC Instructions............................................................... 30-43

30-24 PST/DDATA Specification for Supervisor-Mode Instructions............................................ 30-43

31-1 Signal Properties ..................................................................................................................... 31-2

31-2 Pin Function Selected ............................................................................................................. 31-2

31-3 Signal State to the Disable Module......................................................................................... 31-3

31-4 IDCODE Register Field Descriptions..................................................................................... 31-4

31-5 JTAG Instructions................................................................................................................... 31-6

32-1 MCF5282 Signal Description by Pin Number........................................................................ 32-2

32-2 Orderable Part Numbers ......................................................................................................... 32-7

33-1 Absolute Maximum Ratings, ................................................................................................. 33-1

33-2 Thermal Characteristics .......................................................................................................... 33-2

33-3 DC Electrical Specifications................................................................................................... 33-3

33-4 STOP Mode Current Consumption Specifications................................................................. 33-4

33-5 Estimated Module Power Consumption ................................................................................. 33-5

33-6 Typical Application Power Consumption............................................................................... 33-6

33-7 Maximum Power Consumption Specifications ...................................................................... 33-6

33-8 PLL Electrical Specifications ................................................................................................. 33-7

33-9 QADC Absolute Maximum Ratings....................................................................................... 33-8

33-10 QADC Electrical Specifications (Operating) ........................................................................ 33-8

33-11 QADC Conversion Specifications (Operating) .................................................................... 33-10

33-12 SGFM Flash Program and Erase Characteristics.................................................................. 33-10

33-13 SGFM Flash Module Life Characteristics ............................................................................ 33-10

33-14 Processor Bus Input Timing Specifications.......................................................................... 33-11

33-15 External Bus Output Timing Specifications ......................................................................... 33-12

33-16 SDRAM Timing ................................................................................................................... 33-17

33-17 GPIO Timing, ....................................................................................................................... 33-18

33-18 Reset and Configuration Override Timing ........................................................................... 33-19

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

liv Freescale Semiconductor

Tables

Table
Number

33-19 I2C Input Timing Specifications between SCL and SDA..................................................... 33-20

33-20 I2C Output Timing Specifications between SCL and SDA................................................. 33-20

33-21 MII Receive Signal Timing .................................................................................................. 33-21

33-22 MII Transmit Signal Timing................................................................................................. 33-22

33-23 MII Async Inputs Signal Timing .......................................................................................... 33-23

33-24 MII Serial Management Channel Timing............................................................................. 33-23

33-25 Timer Module AC Timing Specifications ............................................................................ 33-24

33-26 QSPI Modules AC Timing Specifications............................................................................ 33-24

33-27 JTAG and Boundary Scan Timing........................................................................................ 33-25

33-28 Debug AC Timing Specification .......................................................................................... 33-27

A-1 CPU Space Register Memory Map.......................................................................................... A-1

A-2 Module Memory Map Overview ............................................................................................. A-2

A-3 Register Memory Map ............................................................................................................. A-3

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lv

Tables

Table
Number

Title

Page

Number

MCF5282 Colfire Microcontroller User’s Manual, Rev. 2.3

lvi Freescale Semiconductor

About This Book

The primary objective of this user’s manual is to define the functionality of the MCF5282 processor for
use by software and hardware developers.

The information in this book, except for changes to the Flash functionality, also applies to the MCF5281.

The information in this book is subject to change without notice, as described in the disclaimers on the title
page. As with any technical documentation, it is the reader’s responsibility to be sure he is using the most
recent version of the documentation.

To locate any published errata or updates for this document, refer to the world-wide web at

http://www.freescale.com/coldfire.

Audience

This manual is intended for system software and hardware developers and applications programmers who
want to develop products with the MCF5282. It is assumed that the reader understands operating systems,
microprocessor system design, basic principles of software and hardware, and basic details of the
ColdFire® architecture.

Organization

Following is a summary and brief description of the major sections of this manual:

• Chapter 1, “Overview,” includes general descriptions of the modules and features incorporated in
the MCF5282, focusing in particular on new features.

• Chapter 2, “ColdFire Core,” provides an overview of the microprocessor core of the MCF5282.
The chapter describes the organization of the Version 2 (V2) ColdFire processor core and an
overview of the program-visible registers (the programming model) as they are implemented on
the MCF5282.

• Chapter 3, “Enhanced Multiply-Accumulate Unit (EMAC),” describes the MCF5282
multiply/accumulate unit, which executes integer multiply, multiply-accumulate, and
miscellaneous register instructions. The EMAC is integrated into the operand execution pipeline
(OEP).

• Chapter 4, “Cache,” describes the MCF5282 cache implementation, including organization,
configuration, and coherency. It describes cache operations and how the cache interacts with other
memory structures.

• Chapter 5, “Static RAM (SRAM),” describes the MCF5282 on-chip static RAM (SRAM)
implementation. It covers general operations, configuration, and initialization. It also provides
information and examples of how to minimize power consumption when using the SRAM.

• Chapter 6, “ColdFire Flash Module (CFM)” describe the functionality of the MCF5282 Flash
memory.

• Chapter 7, “Power Management,” describes the low power operation of the MCF5282 and
peripheral behavior in low power modes.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lvii

• Chapter 8, “System Control Module (SCM),” describes the functionality of the SCM, which
provides the programming model for the System Access Control Unit (SACU), the system bus
arbiter, a 32-bit Core Watchdog Timer (CWT), and the system control registers and logic.

• Chapter 9, “Clock Module,” describes the MCF5282’s different clocking methods. It also
describes clock module operation in low power modes.

• Chapter 10, “Interrupt Controller Modules,” describes operation of the interrupt controller portion
of the SCM. Includes descriptions of the registers in the interrupt controller memory map and the
interrupt priority scheme.

• Chapter 11, “Edge Port Module (EPORT),” describes EPORT module functionality, including
operation in low power mode.

• Chapter 12, “Chip Select Module,” describes the MCF5282 chip-select implementation, including
the operation and programming model, which includes the chip-select address, mask, and control
registers.

• Chapter 13, “External Interface Module (EIM),” describes data-transfer operations, error
conditions, bus arbitration, and reset operations.

• Chapter 14, “Signal Descriptions,” describes MCF5282 signals. It includes an alphabetical listing
of signals that characterizes each signal as an input or output, defines its state at reset, and identifies
whether a pull-up resistor should be used.

• Chapter 15, “Synchronous DRAM Controller Module,” describes the configuration and operation
of the SDRAM controller. It begins with a general description and brief glossary, and includes a
description of signals involved in DRAM operations. The remainder of the chapter describes the
programming model and signal timing, as well as the command set required for synchronous
operations.

• Chapter 16, “DMA Controller Module,” describes the MCF5282 Direct Memory Access (DMA)
controller module. It provides an overview of the module and describes in detail its signals and
registers. The latter sections of this chapter describe operations, features, and supported data
transfer modes in detail.

• Chapter 17, “Fast Ethernet Controller (FEC),” provides a feature-set overview, a functional block
diagram, and transceiver connection information for both MII (Media Independent Interface) and
7-wire serial interfaces. It also provides describes operation and the programming model.

• Chapter 18, “Watchdog Timer Module,” describes Watchdog timer functionality, including
operation in low power mode.

• Chapter 19, “Programmable Interrupt Timer Modules (PIT0–PIT3),” describes the functionality of
the four PIT timers, including operation in low power mode.

• Chapter 20, “General Purpose Timer Modules (GPTA and GPTB),” describes the functionality of
the two general purpose timers, including operation in low power mode.

• Chapter 21, “DMA Timers (DTIM0–DTIM3),” describes the configuration and operation of the
four DMA timer modules (DTIM0, DTIM1, DTIM2, and DTIM3). These 32-bit timers provide
input capture and reference compare capabilities with optional signaling of events using interrupts
or triggers. This chapter also provides programming examples.

• Chapter 22, “Queued Serial Peripheral Interface (QSPI) Module,” provides a feature-set overview
and a description of operation, including details of the QSPI’s internal storage organization. The
chapter concludes with the programming model and a timing diagram.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lviii Freescale Semiconductor

• Chapter 23, “UART Modules,” describes the use of the universal asynchronous
receiver/transmitters (UARTs) implemented on the MCF5282 and includes programming
examples.

• Chapter 24, “I2C Interface,” describes the MCF5282 I2C module, including I2C protocol, clock
synchronization, and I2C programming model registers. It also provides extensive programming
examples.

• Chapter 25, “FlexCAN,” describes the MCF5282 implementation of the controller area network
(CAN) protocol. This chapter describes FlexCAN module operation and provides a programming
model.

• Chapter 26, “General Purpose I/O Module,” describes the operation and programming model of
the general purpose I/O (GPIO) ports on the MCF5282.

• Chapter 27, “Chip Configuration Module (CCM),” describes CCM functionality, detailing the two
modes of chip operation: master mode and single-chip mode. This chapter provides a description
of signals used by the CCM and a programming model.

• Chapter 28, “Queued Analog-to-Digital Converter (QADC),” describes the use of the QADC
module implemented on the MCF5282.

• Chapter 29, “Reset Controller Module,” describes the operation of the reset controller module,
detailing the different types of reset that can occur.

• Chapter 30, “Debug Support” describes the Revision A enhanced hardware debug support in the
MCF5282.

• Chapter 31, “IEEE 1149.1 Test Access Port (JTAG),” describes configuration and operation of the
MCF5282 Joint Test Action Group (JTAG) implementation. It describes those items required by
the IEEE 1149.1 standard and provides additional information specific to the MCF5282. For
internal details and sample applications, see the IEEE 1149.1 document.

• Chapter 32, “Mechanical Data,” provides a functional pin listing and package diagram for the
MCF5282.

• Chapter 33, “Electrical Characteristics,” describes AC and DC electrical specifications and
thermal characteristics for the MCF5282. Because additional speeds may have become available
since the publication of this book, consult Freescale’s ColdFire web page,

http://www.freescale.com/coldfire, to confirm that this is the latest information.

This manual includes the following appendix:

• Appendix A, “Register Memory Map,” provides the entire address-map for MCF5282
memory-mapped registers.

Suggested Reading

This section lists additional reading that provides background for the information in this manual as well as
general information about the ColdFire architecture.

General Information

The following documentation provides useful information about the ColdFire architecture and computer
architecture in general:

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lix

• ColdFire Programmers Reference Manual, R1.0 (MCF5200PRM/AD)

• Using Microprocessors and Microcomputers: The Motorola Family, William C. Wray, Ross
Bannatyne, Joseph D. Greenfield

• Computer Architecture: A Quantitative Approach, Second Edition, by John L. Hennessy and David
A. Patterson.

• Computer Organization and Design: The Hardware/Software Interface, Second Edition, David A
. Patterson and John L. Hennessy.

ColdFire Documentation

The ColdFire documentation is available from the sources listed on the back cover of this manual.
Document order numbers are included in parentheses for ease in ordering.

• User’s manuals—These books provide details about individual ColdFire implementations and are
intended to be used in conjunction with The ColdFire Programmers Reference Manual. These
include, but are not limited to, the following:

— ColdFire MCF5206E User’s Manual (MCF5206EUM/AD)
— ColdFire MCF5307 User’s Manual (MCF5307UM/AD)
— ColdFire MCF5407 User’s Manual (MCF5407UM/AD)

Additional literature on ColdFire implementations is being released as new processors become available.
For a current list of ColdFire documentation, refer to the World Wide Web at

http://www.freescale.com/ColdFire/.

Conventions

This document uses the following notational conventions:
MNEMONICS In text, instruction mnemonics are shown in uppercase.
mnemonics In code and tables, instruction mnemonics are shown in lowercase.
italics Italics indicate variable command parameters.

Book titles in text are set in italics.
0x0 Prefix to denote hexadecimal number
0b0 Prefix to denote binary number
REG[FIELD] Abbreviations for registers are shown in uppercase. Specific bits, fields, or ranges

appear in brackets. For example, RAMBAR[BA] identifies the base address field

in the RAM base address register.
nibble A 4-bit data unit
byte An 8-bit data unit
word A 16-bit data unit
longword A 32-bit data unit
x In some contexts, such as signal encodings, x indicates a don’t care.

1

The only exceptions to this appear in the discussion of serial communication modules that support variable-length

data transmission units. To simplify the discussion these units are referred to as words regardless of length.

1

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lx Freescale Semiconductor

n Used to express an undefined numerical value
~ NOT logical operator

& AND logical operator
| OR logical operator

Acronyms and Abbreviations

Table i lists acronyms and abbreviations used in this document.

Table i. Acronyms and Abbreviated Terms

Ter m Me a ning

ADC Analog-to-digital conversion

ALU Arithmetic logic unit

BDM Background debug mode

BIST Built-in self test

BSDL Boundary-scan description language

CODEC Code/decode

DAC Digital-to-analog conversion

DMA Direct memory access

DSP Digital signal processing

EA Effective address

FIFO First-in, first-out

GPIO General-purpose I/O

2

C Inter-integrated circuit

I

IEEE Institute for Electrical and Electronics Engineers

IFP Instruction fetch pipeline

IPL Interrupt priority level

JEDEC Joint Electron Device Engineering Council

JTAG Joint Test Action Group

LIFO Last-in, first-out

LRU Least recently used

LSB Least-significant byte

lsb Least-significant bit

MAC Multiply accumulate unit, also Media access controller

MBAR Memory base address register

MSB Most-significant byte

msb Most-significant bit

Mux Multiplex

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lxi

Table i. Acronyms and Abbreviated Terms (continued)

Ter m Me a ning

NOP No operation

OEP Operand execution pipeline

PC Program counter

PCLK Processor clock

PLIC Physical layer interface controller

PLL Phase-locked loop

POR Power-on reset

PQFP Plastic quad flat pack

PWM Pulse width modulation

QSPI Queued serial peripheral interface

RISC Reduced instruction set computing

Rx Receive

SIM System integration module

SOF Start of frame

TAP Test access port

TTL Transistor transistor logic

Tx Transmit

UART Universal asynchronous/synchronous receiver transmitter

USB Universal serial bus

Terminology Conventions

Table ii shows terminology conventions used throughout this document.

Table ii. Notational Conventions

Instruction Operand Syntax

Opcode Wildcard

cc Logical condition (example: NE for not equal)

Register Specifications

An Any address register n (example: A3 is address register 3)

Ay,Ax Source and destination address registers, respectively

Dn Any data register n (example: D5 is data register 5)

Dy,Dx Source and destination data registers, respectively

Rc Any control register (example VBR is the vector base register)

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lxii Freescale Semiconductor

Table ii. Notational Conventions (continued)

Instruction Operand Syntax

Rm MAC registers (ACC, MAC, MASK)

Rn Any address or data register

Rw Destination register w (used for MAC instructions only)

Ry,Rx Any source and destination registers, respectively

Xi Index register i (can be an address or data register: Ai, Di)

Register Names

ACC MAC accumulator register

CCR Condition code register (lower byte of SR)

MACSR MAC status register

MASK MAC mask register

PC Program counter

SR Status register

Port Name

DDATA Debug data port

PST Processor status port

Miscellaneous Operands

#<data> Immediate data following the 16-bit operation word of the instruction

<ea> Effective address

<ea>y,<ea>x Source and destination effective addresses, respectively

<label> Assembly language program label

<list> List of registers for MOVEM instruction (example: D3–D0)

<shift> Shift operation: shift left (<<), shift right (>>)

<size> Operand data size: byte (B), word (W), longword (L)

bc Both instruction and data caches

dc Data cache

ic Instruction cache

# <vector> Identifies the 4-bit vector number for trap instructions

<> identifies an indirect data address referencing memory

<xxx> identifies an absolute address referencing memory

dn Signal displacement value, n bits wide (example: d16 is a 16-bit displacement)

SF Scale factor (x1, x2, x4 for indexed addressing mode, <<1n>> for MAC operations)

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lxiii

Table ii. Notational Conventions (continued)

Instruction Operand Syntax

Operations

+ Arithmetic addition or postincrement indicator

– Arithmetic subtraction or predecrement indicator

x Arithmetic multiplication

/ Arithmetic division

~ Invert; operand is logically complemented

& Logical AND

| Logical OR

^ Logical exclusive OR

<< Shift left (example: D0 << 3 is shift D0 left 3 bits)

>> Shift right (example: D0 >> 3 is shift D0 right 3 bits)

→ Source operand is moved to destination operand

←→ Two operands are exchanged

sign-extended All bits of the upper portion are made equal to the high-order bit of the lower portion

If <condition>

then

<operations>

else

<operations>

Test the condition. If true, the operations after ‘then’ are performed. If the condition is false and the
optional ‘else’ clause is present, the operations after ‘else’ are performed. If the condition is false
and else is omitted, the instruction performs no operation. Refer to the Bcc instruction description
as an example.

Subfields and Qualifiers

{} Optional operation

() Identifies an indirect address

d

n

Address Calculated effective address (pointer)

Bit Bit selection (example: Bit 3 of D0)

lsb Least significant bit (example: lsb of D0)

LSB Least significant byte

LSW Least significant word

msb Most significant bit

MSB Most significant byte

MSW Most significant word

Displacement value, n-bits wide (example: d16 is a 16-bit displacement)

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lxiv Freescale Semiconductor

Table ii. Notational Conventions (continued)

Instruction Operand Syntax

Condition Code Register Bit Names

CCarry

N Negative

VOverflow

X Extend

ZZero

Revision History

Table iii provides a revision history for this document.

Table iii. Revision History

Revision

Number

0 11/2002 Preliminary release.

0.1 1/2003 Changed title from “MCF5282 ColdFire

Date of

Release

Substantive Changes Section/Page

User’s Manual” to “MCF5282 ColdFire

Added “This product incorporates SuperFlash® technology licensed
from SST.”

Changed equation in footnote to f
× 2(MFD + 2) ≤ 80 MHz, f

Multiplied all PLL frequencies in table by 2. Table 9-4 on page

Changed DTMRx to DTIMx. Table 10-13 on

Changed bit numbers from 63–32 to 31–0. Figure 10-1 on page

Changed bit numbers from 63–32 to 31–0. Figure 10-3 on page

Changed bit numbers from 63–32 to 31–0. Figure 10-5 on page

Added Section 14.2.4, “Chip Configuration Signals.” 14.2.4/14-22

≤ 66 MHz.

sys

®

Integrated Microprocessor

®

Microcontroller User’s Manual.”

= f

sys

× 2(MFD + 2)/2 exp RFD; f

ref

Title page

33.1/33-1

Table 9-4 on page

ref

page 10-12

9-6

9-6

10-6

10-7

10-9

Added Table 14-3. Table 14-3 on page

14-11

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lxv

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Added “Unlike the MCF5272, the MCF5282 does not have an

15.2/15-3

independent SDRAM clock signal. For the MCF5282, the timing of the
SDRAM controller is controlled by the CLKOUT signal.”

Added Section 15.2.3.2, “SDRAM Byte Strobe Connections.” 15.2.3.2/15-13

Added “Note: Because the MCF5282 has 24 external address lines, the

15.2.3.1/15-9

maximum SDRAM address size is 128 Mbits.”

Changed reset value to 0010_0000_0000_0000. Figure 27-4 on page

27-8

Changed “PSTCLK” references to “CLKOUT.” Chapter 30, “Debug

Support”

Changed “TEA

” to “TA.” Figure 30-41 on

page 30-45

Changed “RAS0” and “RAS1” to “SDRAM_CS0” and “SDRAM_CS1.” Figure 32-1 on page

32-1

Added Table 32-1. Table 32-1 on page

32-2

Changed max input high voltage to 5.25 V. Table 33-3 on page

33-3

Changed “System Integration Module” to “System Control Module.” Appendix A,

“Register Memory

Map

1 4/2003 Replaced Figure 6-1 with a more accurate block diagram. Figure 6-1 on page

6-3

Enhanced discussion of Flash blocks. 6.2/6-1

Added “Note:

Enabling Flash security will disable BDM

6.3.4.3/6-10

communications.”

Added “Note:

When Flash security is enabled, the chip will boot in

6.3.4.3/6-10

single chip mode regardless of the external reset configuration.”

Changed text in Step 1 to read “If f

÷ 2 is greater than 12.8 MHz,

SYS

PRDIV8 = 1; otherwise PRDIV8 = 0.”

Changed equation in Step 2 to the following: 6.4.3.1/6-17

f

DIV[5:0] =

2 x 200kHz x (1 + (PRDIV8 x 7))

SYS

Changed equation in Step 3 to the following: 6.4.3.1/6-17

f

f

CLK

=

2 x (DIV[5:0] + 1) x (1 + (PRDIV8 x 7))

SYS

Changed equations in example to reflect revisions above. 6.4.3.1/6-17

6.4.3.1/6-17

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lxvi Freescale Semiconductor

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Changed text to read “So, for f

= 66 MHz, writing 0x54 to CFMCLKD

SYS

6.4.3.1/6-17

will set FCLK to 196.43 kHz which is a valid frequency for the timing of
program and erase functions.”

Changed text to read “Consider the follwoing example for f

SYS

=

6.4.3.1/6-17

66 MHz.”

Added “Page erase verify” category. Table 6-12 on page

6-16

Added “Page erase verify” category and description. Table 6-13 on page

6-19

Added “Access error” row. Table 6-14 on page

6-24

Moved information in Section 8.4.6, “DMA Request Control Register,” to

Section 16.2, “DMA Request Control (DMAREQC).”

Chapter 8, “System

Control Module

(SCM) and

16.2/16-2

Changed offset for the copy of RAMBAR to “0x008.” Figure 8-2 on page

8-4

Changed CWTIC to CWTIF. Table 8-5 on page

8-6

Changed text to read “Setting MPARK[PRK_LAST] causes the

8.5.2.1/8-9

arbitration pointer to be parked on the highest priority master.”

Changed “÷ MFD (2–9)” to “÷ MFD (4–18).” Figure 9-2 on page

9-4

Changed equation in “Normal PLL Clock Mode” row to the following:

= f

f

sys

× 2(MFD + 2)/2

ref

RFD

Table 9-7 on page

9-10

Eliminated Section 12.4.1.4, “Code Example.” Chapter 12, “Chip

Select Module

In “Reset: CSCR0” row, changed “D7, D6, D5” to “—, D19, D18.” Figure 12- 4 on page

12-8

Replaced “SCKE

” with “SCKE.” Table 14-1 on page

14-3

Changed text to read “The transmit FIFO uses addresses from the start

17.5.4.20/17-39

of the FIFO to the location four bytes before the address programmed
into the FRSR.”

Added the following footnote: “The receive buffer pointer, which
contains the address of the associated data buffer, must always be

Table 17-36 on

page 17-44

evenly divisible by 16. The buffer must reside in memory external to the
FEC. This value is never modified by the Ethernet controller.”

Added the following footnote: “The transmit buffer pointer, which
contains the address of the associated data buffer, must always be

Table 17-37 on

page 17-46

evenly divisible by 4. The buffer must reside in memory external to the
FEC. This value is never modified by the Ethernet controller.”

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lxvii

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Changed value in “Divide by” block to 8192. Figure 18-1 on page

18-2

Multiplied all system clock divisor values in PRE field description by 2. Table 19-3 on page

19-4

Changed equation in text to the following:

19.6.3/19-7

Timeout period = PRE[3:0] × (PM[15:0] + 1) × system clock ÷ 2

In “UISR Field” row, changed bit 6 to a reserved bit. Figure 23-11 on

page 23-13

Changed bit 6 to a reserved bit. Table 23-9 on page

23-14

Changed equation in PRES_DIV field description to the following: Table 25-12 on

page 25-22

f

SYS

---------------------------------------------=
2 PRESDIV + 1()

27.6.2/27-10

Added “Note:

S-clock

When Flash security is enabled, the chip will boot in

single chip mode regardless of the external reset configuration.”

Changed equation in QPR field description to the following: Table 28-4 on page

28-11

Multiplied all f

f

=

f

QCLK

divisor values in this table by 2. Table 28-5 on page

SYS

SYS

2(QPR[6:0] + 1)

28-12

Added “Note: Enabling Flash security will disable BDM

30.1/30-1

communications.”

Replaced “SCKE

” with “SCKE.” Figure 32-1 on page

32-1

Replaced “PEL2” with “PEL6, ” “PNQ6” with “PNQ7,” “PNQ5” with
“PNQ6,” “PEL5” with “PEL1,” “PNQ4” with “PNQ5,” “PNQ3” with “PNQ4,”

Table 32-1 on page

32-2

“PNQ2” with “PNQ3,” “PNQ1” with “PNQ2,” “PNQ0” with “PNQ1,”
“PQS0” with “PQS1,” “PQS1” with “PQS0,” “PJ6” with “PJ7,” “RAS0
“SDRAM_CS0

,” “R A S1 ” with “SDRAM_CS1,” and “SCKE” with “SCKE.”

Changed value for “ESD Target for Human Body Model” to “2000” and
“ESD Target for Machine Model” to “200.”

Changed value in “Maximum number of guaranteed program/erase
cycles before failure” row to “10,000.”

Changed the max value in specs B6a–B6c to “0.5t

+ 10.” Table 33-15 on

CYC

” with

Table 33-1 on page

33-1

Table 33-13 on

page 33-10

page 33-12

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lxviii Freescale Semiconductor

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Changed the min value in spec B7a to “0.5t
change in Figure 33-3, Figure 33-4, and Figure 33-5.

Changed the min value in spec D8 to “2” and the max value to”'—”. Table 33-16 on

Changed the max value in spec G1a to “12.” Table 33-17 on

Added the following footnote: “Because of long delays associated with
the PQA/PQB pads, signals on the PQA/PQB pins will be updated on
the following edge of the clock.”

Added timing diagrams and tables to Section 33.13, “Fast Ethernet AC

Timing Specifications.”

Changed the max value in spec 1 to “1/4.” Table 33-27 on

Changed the min value in spec 2 to “4.” Table 33-27 on

+ 2” and reflected the

CYC

Table 33-15 on

page 33-12

Figure 33-3 on page

33-14

Figure 33-4 on page

33-15

Figure 33-5 on page

33-16

page 33-17

page 33-18

Table 33-17 on

page 33-18

33.13/33-21

page 33-25

page 33-25

Changed the min value in spec 3 to “25.” Table 33-27 on

Changed the min value in spec 6 to “25.” Table 33-27 on

Changed the max value in spec 7 to “30.” Table 33-27 on

Changed the max value in spec 8 to “30.” Table 33-27 on

Changed the max value in spec 11 to “25.” Table 33-27 on

Changed the min value in spec D1 to “5.” Table 33-28 on

Changed the min value in spec D2 to “2.” Table 33-28 on

Changed offset for the copy of RAMBAR to “0x008.” Table A-3 on page

2 1/2004 Added MCF5281 device to manual. The MCF5281 implements half the

Flash of the MCF5282.

Changed the description of real time debug support. It has only one
user-visible hardware breakpoint register.

page 33-25

page 33-25

page 33-25

page 33-25

page 33-25

page 33-27

page 33-27

A-3

Throughout Manual

1.1/1-1

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lxix

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Change the I field description to read: “Interrupt level mask. Defines the
current interrupt level. Interrupt requests are inhibited for all priority
levels less than or equal to the current level, except the edge-sensitive
level 7 request, which cannot be masked.”

Replaced the description of PRI1 and PRI2. Table 5-1 on page

Added note to the SPV bit description, “The BDE bit in the second
RAMBAR register must also be set to allow dual port access to the
SRAM. For more information, see Section 8.4.2, ‘Memory Base
Address Register (RAMBAR).’”

Replaced Figure 6-2, “CFM 512K Array Memory Map” and renamed it
“CFM Array Memory Map”

Change value for page erase verify command to 0x06. Table 6-12 on page

Change value for page erase verify command to 0x06. Table 6-13 on page

Add the following note to the BDE bit description: “The SPV bit in the
CPU’s RAMBAR must also be set to allow dual port access to the
SRAM. For more information, see Section 5.3.1, ‘SRAM Base Address
Register (RAMBAR).’”

Table 2-2 on page

2-5

5-2

Table 5-1 on page

5-2

Figure 6-2 on page

6-4

6-16

6-19

Table 8-3 on page

8-4

Remove ÷ 2 from CLKGEN block. Figure 9-1 on page

9-3

Add this text to the end of the first paragraph: “If a specific interrupt
request is completely unused, the ICRnx value can remain in its reset
(and disabled) state.”

Added the following note: “The wakeup mask level taken from
LPICR[6:4] is adjusted by hardware to allow a level 7 IRQ to generate a
wakeup. That is, the wakeup mask value used by the interrupt controller
must be in the range of 0–6.”

Changed CSCRn to reflect that AA is set at reset. Figure 12-4 on page

Removed final paragraph. The paragraph incorrectly states that the
MCF5282 does not have a bus monitor.

Changed pull-up indications in the ‘Internal Pull-Up’ column. Table 14-3 on page

Change encodings for bits 31–9 to:

0 The corresponding interrupt source is masked.

1The corresponding interrupt source is not masked.

Change PIT1–PIT4 to PIT0–PIT3 throughout chapter. When a timer is
referenced individually, PIT1 should be PIT0, PIT2 should be PIT1,
PIT3 should be PIT2, and PIT4 should be PIT3. Other chapters in the
user’s manual use the correct nomenclature: PIT0–PIT3.

10.3.6/10-11

10.5/10-16

12-8

13.5/13-14

14-11

Table 17-13 on

page 17-23

Chapter 19,

“Programmable

Interrupt Timer

Modules

(PIT0–PIT3)”

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lxx Freescale Semiconductor

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Change timeout period equation to the equation below. 19.6.3/19-7

Timeout period

PRE[3:0] (PM[15:0] 1)+2××

-----------------------------------------------------------------------------=
system clock

Change UISR bits 5–3 to reserved bits Figure 23-11 on

page 23-13

Change ‘I2CR = 0xA’ to ‘I2CR = 0xA0.’ 24.6.1/24-10

Changed ‘When interfacing to 16-bit ports, the port C and D pins and

27.2.1/27-1

PJ[5:4] (BS[1:0]) can be configured as general-purpose input/output
(I/O)’

Added additional device number order information to Ta b le 3 2- 2 for
MCF5280 and MCF5281 at 66- and 80-MHz, and MCF5282 at 80 MHz.

Delete references to ‘T

= TL to TH’. Chapter 33,

A

Table 32-2 on page

32-7

“Electrical

Characteristics”

Replace V

row with the row below, in which the maximum value has

in

been changed to 6.0 V.

Replace I

row with the row below, in which the maximum value in

DDA

normal operation has been changed to 5.0 mA.

Table 33-1 on page

33-1

Table 33-10 on

page 33-8

Replaced Figure 33-6, “SDRAM Read Cycle” Figure 33-6 on page

33-17

2.1 3/2004 Added MCF5280 to “Devices Supported” list on the title page. Title Page

Deleted reference to “TA=TL to TH” Table 33-8 on page

33-7

2.2 8/2004 Added Power Spec info to Electricals chapter Chapter 33,

“Electrical

Characteristics”

2.3 11/2004 Changed bit 23 from DIDI to DISI Figure 4-2 on page

4-6

Under ‘Configuration’ for ‘Instruction Cache’ the ‘Operation’ entry
changed to “Invalidate 2 KByte data cache”

Under ‘Configuration’ for ‘Data Cache’ the ‘Operation’ entry changed to
“Invalidate 2 KByte instruction cache”

Table 4-6 on page

4-9

Table 4-6 on page

4-9

Changed bit 8 to write-only instead of read/write Figure 6-3 on page

6-6

Removed “selected by BKSL[1:0]” as these are internal signal names
not necessary for end-user.

Table 6-10 on page

6-15

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor lxxi

Table iii. Revision History (continued)

Revision

Number

Date of

Release

Substantive Changes Section/Page

Added note after register descriptions: ‘If an interrupt source is being
masked in the interrupt controller mask register (IMR) or a module’s
interrupt mask register while the interrupt mask in the status register
(SR[I]) is set to a value lower than the interrupt’s level, a spurious
interrupt may occur. This is because by the time the status register
acknowledges this interrupt, the interrupt has been masked. A spurious
interrupt is generated because the CPU cannot determine the interrupt
source. To avoid this situation for interrupts sources with levels 1-6, first
write a higher level interrupt mask to the status register, before setting
the mask in the IMR or the module’s interrupt mask register. After the
mask is set, return the interrupt mask in the status register to its
previous value. Since level seven interrupts cannot be disabled in the
status register prior to masking, use of the IMR or module interrupt
mask registers to disable level seven interrupts is not recommended.

In PALR/PAUR entry, deleted “(only needed for full duplex flow control)” Table 17-2 on page

Changed FRSR to read/write instead of read-only Figure 17-23 on

Changed CANICR to ICRn 25.4.10/25-14

Added the following information to BITERR and ACKERR descriptions:

“To clear this bit, first read it as a one, then write it as a one. Writing
zero has no effect.”

10.3.2/10-7

17-5

page 17-39

Table 25-17 on

page 25-26

Changed bit ordering: ERRINT should be bit 2 and BOFFINT should be

bit 1.

Changed BUFnI field description from “To clear an interrupt flag, first

read the flag as a one, then write it as a zero” to “To clear an interrupt
flag, first read the flag as a one, then write it as a one.”

Updated power consumption tables. Chapter 33,

Table 25-17 on

page 25-26

Table 25-19 on

page 25-29

“Electrical

Characteristics”

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

lxxii Freescale Semiconductor

Chapter 1 Overview

This chapter provides an overview of the MCF5282 microprocessor features, including the major
functional components.

1.1 MCF5282 Key Features

A block diagram of the MCF5282 is shown in Figure 1-1. The main features are as follows:

• Static Version 2 ColdFire variable-length RISC processor
— Static operation
— On-chip 32-bit address and data path
— Processor core and bus frequency up to 80 MHz
— Sixteen general-purpose 32-bit data and address registers
— ColdFire ISA_A with extensions to support the user stack pointer register, and four new

instructions for improved bit processing

— Enhanced Multiply-Accumulate (EMAC) unit with four 48-bit accumulators to support 32-bit

signal processing algorithms

— Illegal instruction decode that allows for 68K emulation support

• System debug support
— Real-time trace for determining dynamic execution path

— Background debug mode (BDM) for in-circuit debugging
— Real time debug support, with one user-visible hardware breakpoint register (PC and address

with optional data) that can be configured into a 1- or 2-level trigger

• On-chip memories
— 2-Kbyte cache, configurable as instruction-only, data-only, or split I-/D-cache

— 64-Kbyte dual-ported SRAM on CPU internal bus, accessible by core and non-core bus masters

(e.g., DMA, FEC) with standby power supply support

— 512 Kbytes of interleaved Flash memory supporting 2-1-1-1 accesses

(256 Kbytes on the MCF5281)
– This product incorporates SuperFlash® technology licensed from SST.

• Power management
— Fully-static operation with processor sleep and whole chip stop modes

— Very rapid response to interrupts from the low-power sleep mode (wake-up feature)
— Clock enable/disable for each peripheral when not used

• Fast Ethernet Controller (FEC)
— 10BaseT capability, half- or full-duplex

— 100BaseT capability, half- or limited-throughput full-duplex
— On-chip transmit and receive FIFOs
— Built-in dedicated DMA controller
— Memory-based flexible descriptor rings
— Media-independent interface (MII) to transceiver (PHY)

• FlexCAN 2.0B Module
— Includes all existing features of the Freescale TouCAN module

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-1

Overview

— Full implementation of the CAN protocol specification version 2.0B

– Standard data and remote frames (up to 109 bits long)
– Extended data and remote frames (up to 127 bits long)
– 0–8 bytes data length
– Programmable bit rate up to 1 Mbit/sec

— Up to 16 message buffers (MBs)

– Configurable as receive (Rx) or transmit (Tx)
– Support standard and extended messages

— Unused message buffer (MB) space can be used as general-purpose RAM space
— Listen-only mode capability
— Content-related addressing
— No read/write semaphores
— Three programmable mask registers

– Global (for MBs 0-13)
– Special for MB14
– Special for MB15

— Programmable transmit-first scheme: lowest ID or lowest buffer number
— “Time stamp” based on 16-bit free-running timer
— Global network time, synchronized by a specific message
— Programmable I/O modes
— Maskable interrupts

• Three universal asynchronous/synchronous receiver transmitters (UARTs)
— 16-bit divider for clock generation
— Interrupt control logic
— Maskable interrupts
— DMA support
— Data formats can be 5, 6, 7, or 8 bits with even, odd, or no parity
— Up to 2 stop bits in 1/16 increments
— Error-detection capabilities
— Modem support includes request-to-send (URTS

) and clear-to-send (UCTS) lines for two

UARTs

— Transmit and receive FIFO buffers

•I2C module
— Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads

— Fully compatible with industry-standard I2C bus
— Master or slave modes support multiple masters
— Automatic interrupt generation with programmable level

• Queued serial peripheral interface (QSPI)
— Full-duplex, three-wire synchronous transfers
— Up to four chip selects available
— Master mode operation only

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-2 Freescale Semiconductor

— Programmable master bit rates
— Up to 16 pre-programmed transfers

• Queued analog-to-digital converter (QADC)
— 8 direct, or up to 18 multiplexed, analog input channels

— 10-bit resolution +/- 2 counts accuracy
— Minimum 7 µS conversion time
— Internal sample and hold
— Programmable input sample time for various source impedances
— Two conversion command queues with a total of 64 entries
— Sub-queues possible using pause mechanism
— Queue complete and pause software interrupts available on both queues
— Queue pointers indicate current location for each queue
— Automated queue modes initiated by:

– External edge trigger and gated trigger
– Periodic/interval timer, within QADC module [Queue 1 and 2]
– Software command

— Single-scan or continuous-scan of queues
— Output data readable in three formats:

– Right-justified unsigned
– Left-justified signed
– Left-justified unsigned

MCF5282 Key Features

— Unused analog channels can be used as digital I/O
— Low pin-count configuration implemented

• Four 32-bit DMA timers
— 15-ns resolution at 66 MHz

— Programmable sources for clock input, including an external clock option
— Programmable prescaler
— Input-capture capability with programmable trigger edge on input pin
— Output-compare with programmable mode for the output pin
— Free run and restart modes
— Maskable interrupts on input capture or reference-compare
— DMA trigger capability on input capture or reference-compare

• Two 4-channel general purpose timers
— Four 16-bit input capture/output compare channels per timer

— 16-bit architecture
— Programmable prescaler
— Pulse widths variable from microseconds to seconds
— Single 16-bit pulse accumulator
— Toggle-on-overflow feature for pulse-width modulator (PWM) generation
— One dual-mode pulse accumulation channel per timer

• Four periodic interrupt timers (PITs)
— 16-bit counter

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-3

Overview

— Selectable as free running or count down

• Software watchdog timer
— 16-bit counter

— Low-power mode support

• Phase locked loop (PLL)
— Crystal or external oscillator reference
— 2- to 10-MHz reference frequency for normal PLL mode
— 33- to 66-MHz oscillator reference frequency for 1:1 mode
— Low-power modes supported
— Separate clock output pin

• Two interrupt controllers
— Support for up to 63 interrupt sources per interrupt controller (a total of 126), organized as

follows:
– 56 fully-programmable interrupt sources

– 7 fixed-level interrupt sources

— Seven external interrupt signals
— Unique vector number for each interrupt source
— Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
— Support for hardware and software interrupt acknowledge (IACK) cycles
— Combinatorial path to provide wake-up from low-power modes

• DMA controller
— Four fully programmable channels

— Dual-address transfer support with 8-, 16- and 32-bit data capability along with support for

16-byte (4 x 32-bit) burst transfers
— Source/destination address pointers that can increment or remain constant
— 24-bit byte transfer counter per channel
— Auto-alignment transfers supported for efficient block movement
— Bursting and cycle steal support
— Software-programmable connections between the 11 DMA requesters in the UARTs (3), 32-bit

timers (4) plus external logic (4) and the four DMA channels

• External bus interface
— Glueless connections to external memory devices (e.g., SRAM, Flash, ROM, etc.)
— SDRAM controller supports 8-, 16-, and 32-bit wide memory devices
— Glueless interface to SRAM devices with or without byte strobe inputs
— Programmable wait state generator
— 32-bit bidirectional data bus
— 24-bit address bus
— Up to seven chip selects available
— Byte/write enables (byte strobes)
— Ability to boot from internal Flash memory or external memories that are 8, 16, or 32 bits wide

•Reset
— Separate reset in and reset out signals

— Seven sources of reset:

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-4 Freescale Semiconductor

– Power-on reset (POR)
– External
– Software
– Watchdog
– Loss of clock
– Loss of lock
– Low-voltage detection (LVD)

— Status flag indication of source of last reset

• Chip integration module (CIM)
— System configuration during reset

— Support for single chip, master, and test modes
— Selects one of four clock modes
— Sets boot device and its data port width
— Configures output pad drive strength
— Unique part identification number and part revision number

• General purpose I/O interface
— Up to 142 bits of general purpose I/O

— Coherent 32-bit control
— Bit manipulation supported via set/clear functions
— Unused peripheral pins may be used as extra GPIO

• JTAG support for system-level board testing

MCF5282 Key Features

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-5

Overview

Chip

Configuration

Reset

Controller

External

Interface

Module

Power

Management

Por ts

Module

JTAG

Por t

Debug Module

ColdFire V2 Core

Flash

Module

SRAM

Te st

Controller

64K

Chip

Selects

Edgeport

DRAM

Controller

Clock Module

(PLL)

Interrupt

Controller 0

Interrupt

Controller 1

UART0

Serial

I/O

UART1

Serial

I/O

UART2

Serial

I/O

DIV

D-Cache/I-Cache

Control

System

Module (SCM)

DMA
Timer

Modules

(DTIM0–

DTIM3)

2-Kbyte

EMAC

Module

I2C

Internal Bus

Arbiter

Watchdog

Timer

DMA

Controller

FEC

General
Purpose

Timer A

General

Purpose

Timer B

PIT

QSPI FlexCANQADC

Timers
(PIT0–

PIT3)

Figure 1-1. MCF5282 Block Diagram

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-6 Freescale Semiconductor

MCF5282 Key Features

1.1.1 Version 2 ColdFire Core

The processor core is comprised of two separate pipelines that are decoupled by an instruction buffer. The
two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction
fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting
execution in the operand execution pipeline (OEP). The OEP includes two pipeline stages. The first stage
decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction
execution and calculates operand effective addresses, if needed.

The V2 core implements the ColdFire instruction set architecture revision A with added support for a
separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the
MCF5282 core includes the enhanced multiply-accumulate unit (EMAC) for improved signal processing
capabilities. The EMAC implements a 4-stage execution pipeline, optimized for 32 x 32 bit operations,
with support for four 48-bit accumulators. Supported operands include 16- and 32-bit signed and unsigned
integers, signed fractional operands, and a complete set of instructions to process these data types. The
EMAC provides superb support for execution of DSP operations within the context of a single processor
at a minimal hardware cost.

1.1.1.1 Cache

The 2-Kbyte cache can be configured into one of three possible organizations: a 2-Kbyte instruction cache,
a 2-Kbyte data cache or a split 1-Kbyte instruction/1-Kbyte data cache. The configuration is
software-programmable by control bits within the privileged cache configuration register (CACR). In all
configurations, the cache is a direct-mapped single-cycle memory, organized as 128 lines, each containing
16 bytes of data. The memories consist of a 128-entry tag array (containing addresses and control bits) and
a 2-Kbyte data array, organized as 512 x 32 bits. The tag and data arrays are accessed in parallel using the
following address bits:

Table 1-1. Cache Configuration

Configuration Tag Address Data Array Address

2 Kbyte I-Cache [10:4] [10:2]

2 Kbyte D-Cache [10:4] [10:2]

Split I-/D-Cache 0
Instruction Fetches
Operand Accesses

0, [9:4]
1, [9:4]

0, [9:2]
1, [9:2]

If the desired address is mapped into the cache memory, the output of the data array is driven onto the
ColdFire core's local data bus, completing the access in a single cycle. If the data is not mapped into the
tag memory, a cache miss occurs and the processor core initiates a 16-byte line-sized fetch. The cache
module includes a 16-byte line fill buffer used as temporary storage during miss processing. For all data
cache configurations, the memory operates in write-through mode and all operand writes generate an
external bus cycle.

1.1.1.2 SRAM

The SRAM module provides a general-purpose 64-Kbyte memory block that the ColdFire core can access
in a single cycle. The location of the memory block can be set to any 64-Kbyte boundary within the
4-Gbyte address space. The memory is ideal for storing critical code or data structures, for use as the
system stack, or for storing FEC data buffers. Because the SRAM module is physically connected to the
processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing
commands from the debug module.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-7

Overview

The SRAM module is also accessible by non-core bus masters, for example the DMA and/or the FEC. The
dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes,
where the processor and a DMA device operate in alternate regions of the SRAM to maximize system
performance. As an example, system performance can be increased significantly if Ethernet packets are
moved from the FEC into the SRAM (rather than external memory) prior to any processing.

1.1.1.3 Flash

This product incorporates SuperFlash® technology licensed from SST. The ColdFire Flash Module (CFM)
is a non-volatile memory (NVM) module for integration with the processor core. The CFM is constructed
with eight banks of 32K x 16-bit Flash arrays to generate 512 Kbytes of 32-bit Flash memory

NOTE

The CFM on the MCF5281 is constructed with four banks of 32K x 16-bit
Flash arrays to generate 256 Kbytes of 32-bit Flash memory.

These arrays serve as electrically erasable and programmable, non-volatile program and data memory. The
Flash memory is ideal for program and data storage for single-chip applications allowing for field
reprogramming without requiring an external programming voltage source. The CFM interfaces to the
V2 ColdFire core through an optimized read-only memory controller which supports interleaved accesses
from the 2-cycle Flash arrays. A “backdoor” mapping of the Flash memory is used for all program, erase,
and verify operations. It also provides a read datapath for non-core masters (for example, DMA).

1.1.1.4 Debug Module

The ColdFire processor core debug interface is provided to support system debugging in conjunction with
low-cost debug and emulator development tools. Through a standard debug interface, users can access
real-time trace and debug information. This allows the processor and system to be debugged at full speed
without the need for costly in-circuit emulators. The debug interface is a superset of the BDM interface
provided on Freescale’s 683xx family of parts.

The on-chip breakpoint resources include a total of 6 programmable registers—a set of address registers
(with two 32-bit registers), a set of data registers (with a 32-bit data register plus a 32-bit data mask
register), and one 32-bit PC register plus a 32-bit PC mask register. These registers can be accessed through
the dedicated debug serial communication channel or from the processor’s supervisor mode programming
model. The breakpoint registers can be configured to generate triggers by combining the address, data, and
PC conditions in a variety of single or dual-level definitions. The trigger event can be programmed to
generate a processor halt or initiate a debug interrupt exception.

To support program trace, the Version 2 debug module provides processor status (PST[3:0]) and debug
data (DDATA[3:0]) ports. These buses and the CLKOUT output provide execution status, captured
operand data, and branch target addresses defining the dynamic execution path of the processor at the
CPU’s clock rate.

1.1.2 System Control Module

This section details the functionality of the System Control Module (SCM) which provides the
programming model for the System Access Control Unit (SACU), the system bus arbiter, a 32-bit Core
Watchdog Timer (CWT), and the system control registers and logic. Specifically, the system control
includes the internal peripheral system base address register (IPSBAR), the processor’s dual-port RAM
base address register (RAMBAR), and system control registers that include low-power and core watchdog
timer control.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-8 Freescale Semiconductor

MCF5282 Key Features

1.1.3 External Interface Module (EIM)

The external interface module handles the transfer of information between the internal core and memory,
peripherals, or other processing elements in the external address space.

Programmable chip-select outputs provide signals to enable external memory and peripheral circuits,
providing all handshaking and timing signals for automatic wait-state insertion and data bus sizing.

Base memory address and block size are programmable, with some restrictions. For example, the starting
address must be on a boundary that is a multiple of the block size. Each chip select can be configured to
provide read and write enable signals suitable for use with most popular static RAMs and peripherals. Data
bus width (8-bit, 16-bit, or 32-bit) is programmable on all chip selects, and further decoding is available
for protection from user mode access or read-only access.

1.1.4 Chip Select

Programmable chip select outputs provide a glueless connection to external memory and peripheral
circuits, providing all handshaking and timing signals for automatic wait-state insertion and data bus
sizing.

1.1.5 Power Management

The MCF5282 incorporates several low-power modes of operation which are entered under program
control and exited by several external trigger events. An integrated Power-On Reset (POR) circuit
monitors the input supply and forces an MCU reset as the supply voltage rises. The Low Voltage Detect
(LVD) section monitors the supply voltage and is configurable to force a reset or interrupt condition if it
falls below the LVD trip point. The RAM standby switch provides power to RAM when the supply voltage
is higher than the standby voltage. If the supply voltage to chip falls below the standby battery voltage, the
RAM is switched over to the standby supply.

1.1.6 General Input/Output Ports

All of the pins associated with the external bus interface may be used for several different functions. Their
primary function is to provide an external memory interface to access off-chip resources. When not used
for this function, all of the pins may be used as general-purpose digital I/O pins. In some cases, the pin
function is set by the operating mode, and the alternate pin functions are not supported.

The digital I/O pins on the MCF5282 are grouped into 8-bit ports. Some ports do not use all eight bits.
Each port has registers that configure, monitor, and control the port pins.

1.1.7 Interrupt Controllers (INTC0/INTC1)

There are two interrupt controllers on the MCF5282, each of which can support up to 63 interrupt sources
for a total of 126. Each interrupt controller is organized as 7 levels with 9 interrupt sources per level. Each
interrupt source has a unique interrupt vector, and 56 of the 63 sources of a given controller provide a
programmable level [1-7] and priority within the level.

1.1.8 SDRAM Controller

The SDRAM controller provides all required signals for glueless interfacing to a variety of
JEDEC-compliant SDRAM devices. SRAS/SCAS address multiplexing is software configurable for
different page sizes. To maintain refresh capability without conflicting with concurrent accesses on the

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-9

Overview

address and data buses, SRAS, SCAS, DRAMW, SDRAM_CS[1:0], and SCKE are dedicated SDRAM
signals.

1.1.9 Test Access Port

The MCF5282 supports circuit board test strategies based on the Test Technology Committee of IEEE and
the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state
controller, an instruction register, and three test registers (a 1-bit bypass register, a 256-bit boundary-scan
register, and a 32-bit ID register). The boundary scan register links the device’s pins into one shift register.
Test logic, implemented using static logic design, is independent of the device system logic.

The MCF5282 implementation supports the following:

• Perform boundary-scan operations to test circuit board electrical continuity

• Sample

MCF5282 system pins during operation and transparently shift out the result in the

boundary scan register

• Bypass the MCF5282 for a given circuit board test by effectively reducing the boundary-scan
register to a single bit

• Disable the output drive to pins during circuit-board testing

• Drive output pins to stable levels

1.1.10 UART Modules

The MCF5282 contains three full-duplex UARTs that function independently. The three UARTs can be
clocked by the system clock, eliminating the need for an external crystal.

Each UART has the following features:

• Each can be clocked by the system clock, eliminating a need for an external UART clock

• Full-duplex asynchronous/synchronous receiver/transmitter channel

• Quadruple-buffered receiver

• Double-buffered transmitter

• Independently programmable receiver and transmitter clock sources

• Programmable data format:
— 5–8 data bits plus parity

— Odd, even, no parity, or force parity
— One, one-and-a-half, or two stop bits

• Each channel programmable to normal (full-duplex), automatic echo, local loop-back, or remote
loop-back mode

• Automatic wake-up mode for multidrop applications

• Four maskable interrupt conditions

• All three UARTs have DMA request capability

• Parity, framing, and overrun error detection

• False-start bit detection

• Line-break detection and generation

• Detection of breaks originating in the middle of a character

• Start/end break interrupt/status

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-10 Freescale Semiconductor

MCF5282 Key Features

1.1.11 DMA Timers (DTIM0-DTIM3)

There are four independent, DMA-transfer-generating 32-bit timers (DTIM0, DTIM1, DTIM2, DTIM3)
on the MCF5282. Each timer module incorporates a 32-bit timer with a separate register set for
configuration and control. The timers can be configured to operate from the system clock or from an
external clock source using one of the DTINx signals. If the system clock is selected, it can be divided by
16 or 1. The selected clock is further divided by a user-programmable 8-bit prescaler which clocks the
actual timer counter register (TCRn). Each of these timers can be configured for input capture or reference
compare mode. By configuring the internal registers, each timer may be configured to assert an external
signal, generate an interrupt on a particular event, or cause a DMA transfer.

1.1.12 General-Purpose Timers (GPTA/GPTB)

The two general-purpose timers (GPTA and GPTB) are 4-channel timer modules. Each timer consists of a
16-bit programmable counter driven by a 7-stage programmable prescaler. Each of the four channels for
each timer can be configured for input capture or output compare. Additionally, one of the channels,
channel 3, can be configured as a pulse accumulator.

A timer overflow function allows software to extend the timing capability of the system beyond the 16-bit
range of the counter. The input capture and output compare functions allow simultaneous input waveform
measurements and output waveform generation. The input capture function can capture the time of a
selected transition edge. The output compare function can generate output waveforms and timer software
delays. The 16-bit pulse accumulator can operate as a simple event counter or a gated time accumulator.

1.1.13 Periodic Interrupt Timers (PIT0-PIT3)

The four periodic interrupt timers (PIT0, PIT1, PIT2, PIT3) are 16-bit timers that provide precise interrupts
at regular intervals with minimal processor intervention. Each timer can either count down from the value
written in its PIT modulus register, or it can be a free-running down-counter.

1.1.14 Software Watchdog Timer

The watchdog timer is a 16-bit timer that facilitates recovery from runaway code. The watchdog counter
is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must
periodically restart the countdown.

1.1.15 Phase Locked Loop (PLL)

The clock module contains a crystal oscillator (OSC), phase-locked loop (PLL), reduced frequency divider
(RFD), status/control registers, and control logic. To improve noise immunity, the PLL and OSC have their
own power supply inputs, VDDPLL and VSSPLL. All other circuits are powered by the normal supply
pins, VDD and VSS.

1.1.16 DMA Controller

The Direct Memory Access (DMA) controller module provides an efficient way to move blocks of data
with minimal processor interaction. The DMA module provides four channels (DMA0–DMA3) that allow
byte, word, longword or 16-byte burst line transfers. These transfers are triggered by software, explicitly
setting a DCRn[START] bit or the occurrence of a hardware event from one of the on-chip peripheral
devices, such as a capture event or an output reference event in a DMA timer (DTIMn) for each channel.
The DMA controller supports dual-address mode to on-chip devices.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-11

Overview

1.1.17 Reset

The reset controller is provided to determine the cause of reset, assert the appropriate reset signals to the
system, and keep track of what caused the last reset. The power management registers for the internal
low-voltage detect (LVD) circuit are implemented in the reset module. There are seven sources of reset:

• External

• Power-on reset (POR)

• Watchdog timer

• Phase-locked loop (PLL) loss of lock

• PLL loss of clock

• Software

• Low-voltage detection (LVD) reset

External reset on the RSTO pin is software-assertable independent of chip reset state. There are also
software-readable status flags indicating the cause of the last reset, and LVD control and status bits for
setup and use of LVD reset or interrupt.

1.2 MCF5282-Specific Features

1.2.1 Fast Ethernet Controller (FEC)

The MCF5282’s integrated Fast Ethernet Controller (FEC) performs the full set of IEEE 802.3/Ethernet
CSMA/CD media access control and channel interface functions. The FEC supports connection and
functionality for the 10/100 Mbps 802.3 media independent interface (MII). It requires an external
transceiver (PHY) to complete the interface to the media.

1.2.2 FlexCAN

The FlexCAN module is a communication controller implementing the CAN protocol. The CAN protocol
can be used as an industrial control serial data bus, meeting the specific requirements of real-time
processing, reliable operation in a harsh EMI environment, cost-effectiveness, and required bandwidth.
FlexCAN contains 16 message buffers.

1.2.3 I2C Bus

The I2C bus is a two-wire, bidirectional serial bus that provides a simple, efficient method of data
exchange, minimizing the interconnection between devices. This bus is suitable for applications requiring
occasional communications over a short distance between many devices.

1.2.4 Queued Serial Peripheral Interface (QSPI)

The queued serial peripheral interface module provides a synchronous serial peripheral interface with
queued transfer capability. It allows up to 16 transfers to be queued at once, eliminating CPU intervention
between transfers.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-12 Freescale Semiconductor

MCF5282-Specific Features

1.2.5 Queued Analog-to-Digital Converter (QADC)

The QADC is a 10-bit, unipolar, successive approximation converter. A maximum of 8 analog input
channels can be supported using internal multiplexing. A maximum of 18 input channels can be supported
in the internal/external multiplexed mode.

The QADC consists of an analog front-end and a digital control subsystem. The analog section includes
input pins, an analog multiplexer, and sample and hold analog circuits. The analog conversion is performed
by the digital-to-analog converter (DAC) resistor-capacitor array and a high-gain comparator.

The digital control section contains queue control logic to sequence the conversion process and interrupt
generation logic. Also included are the periodic/interval timer, control and status registers, the 64-entry
conversion command word (CCW) table, and the 64-entry result table.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 1-13

Overview

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

1-14 Freescale Semiconductor

Chapter 2 ColdFire Core

This section describes the organization of the Version 2 (V2) ColdFire® processor core and an overview
of the program-visible registers. For detailed information on instructions, see the ColdFire Family
Programmer’s Reference Manual.

2.1 Processor Pipelines

Figure 2-1 is a block diagram showing the processor pipelines of a V2 ColdFire core.

Instruction

IAG

Address

Generation

Instruction
Fetch
Pipeline

Operand
Execution
Pipeline

IC

IB

DSOC

AGEX

Figure 2-1. ColdFire Processor Core Pipelines

Instruction

Fetch Cycle

FIFO

Instruction Buffer

Decode & Select,

Operand Fetch

Address

Generation,

Execute

Address [31:0]

read_data[31:0]

write_data[31:0]

The processor core is comprised of two separate pipelines that are decoupled by an instruction buffer.

The Instruction Fetch Pipeline (IFP) is a two-stage pipeline for prefetching instructions. The prefetched
instruction stream is then gated into the two-stage Operand Execution Pipeline (OEP), which decodes the
instruction, fetches the required operands and then executes the required function. Since the IFP and OEP
pipelines are decoupled by an instruction buffer which serves as a FIFO queue, the IFP is able to prefetch
instructions in advance of their actual use by the OEP thereby minimizing time stalled waiting for
instructions.

The Instruction Fetch Pipeline consists of two stages with an instruction buffer stage:

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-1

ColdFire Core

• Instruction Address Generation (IAG Cycle)

• Instruction Fetch Cycle (IC Cycle)

• Instruction Buffer (IB Cycle)

When the instruction buffer is empty, opcodes are loaded directly from the IC cycle into the Operand
Execution Pipeline. If the buffer is not empty, the IFP stores the contents of the fetch cycle in the FIFO
queue until it is required by the OEP. In the Version 2 implementation, the instruction buffer contains three
32-bit longwords of storage.

The Operand Execution Pipeline is implemented in a two-stage pipeline featuring a traditional RISC
datapath with a dual-read-ported register file (RGF) feeding an arithmetic/logic unit. In this design, the
pipeline stages have multiple functions:

• Decode & Select/Operand Cycle (DSOC Cycle)

• Address Generation/Execute Cycle (AGEX Cycle)

2.2 Processor Register Description

The following paragraphs describe the processor registers in the user and supervisor programming models.
The appropriate programming model is selected based on the privilege level (user mode or supervisor
mode) of the processor as defined by the S bit of the status register (SR).

2.2.1 User Programming Model

Figure 2-2 illustrates the user programming model. The model is the same as the M68000 family

microprocessors, consisting of the following registers:

• 16 general-purpose 32-bit registers (D0–D7, A0–A7)

• 32-bit program counter (PC)

• 8-bit condition code register (CCR)

2.2.1.1 Data Registers (D0–D7)

Registers D0–D7 are used as data registers for bit (1-bit), byte (8-bit), word (16-bit) and longword (32-bit)
operations; they can also be used as index registers.

2.2.1.2 Address Registers (A0–A6)

These registers can be used as software stack pointers, index registers, or base address registers; they can
also be used for word and longword operations.

2.2.1.3 Stack Pointer (A7)

Certain ColdFire implementations, including the MCF5282, support two unique stack pointer (A7)
registers—the supervisor stack pointer (SSP) and the user stack pointer (USP). This support provides the
required isolation between operating modes of the processor. The SSP is described in Section 2.2.3.2,

“Supervisor/User Stack Pointers (A7 and OTHER_A7).”

A subroutine call saves the PC on the stack and the return restores it from the stack. Both the PC and the
SR are saved on the supervisor stack during the processing of exceptions and interrupts. The return from
exception (RTE) instruction restores the SR and PC values from the supervisor stack.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-2 Freescale Semiconductor

Processor Register Description

2.2.1.4 Program Counter (PC)

The PC contains the address of the currently executing instruction. During instruction execution and
exception processing, the processor automatically increments the contents of the PC or places a new value
in the PC, as appropriate. For some addressing modes, the PC is used as a base address for PC-relative
operand addressing.

15 031

15 7 0

Figure 2-2. User Programming Model

2.2.1.5 Condition Code Register (CCR)

7

D0

D1
D2
D3
D4
D5
D6
D7

A0
A1
A2
A3
A4
A5
A6

A7

PC

CCR

DATA
REGISTERS

ADDRESS
REGISTERS

USERSTACK
POINTER

PROGRAM
COUNTER

CONDITION
CODE
REGISTER

The CCR is the LSB of the processor status register (SR). Bits 4–0 act as indicator flags for results
generated by processor operations. Bit 4, the extend bit (X bit), is also used as an input operand during
multiprecision arithmetic computations.

43210

XNZVC

Figure 2-3. Condition Code Register (CCR)

Table 2-1. CCR Field Descriptions

Bits Name Description

4 X Extend condition code bit.

3 N Negative condition code bit. Set if the most significant bit of the result is set;

otherwise cleared.

2 Z Zero condition code bit. Set if the result equals zero; otherwise cleared.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-3

ColdFire Core

Table 2-1. CCR Field Descriptions (continued)

Bits Name Description

1 V Overflow condition code bit. Set if an arithmetic overflow occurs implying that the

result cannot be represented in the operand size; otherwise cleared.

0 C Carry condition code bit. Set if a carry out of the operand msb occurs for an

addition, or if a borrow occurs in a subtraction; otherwise cleared
Set to the value of the C bit for arithmetic operations; otherwise not affected.

2.2.2 Programming Model

The registers in the portion of the user programming model, are described in Chapter 3, “Enhanced

Multiply-Accumulate Unit (EMAC),” and include the following registers:

These registers are shown in Figure 2-4.

31 0

MACSR MAC status register
ACC MAC accumulator
MASK MAC mask register

Figure 2-4. MAC Register Set

2.2.3 Supervisor Programming Model

Only system control software is intended to use the supervisor programming model to implement restricted
operating system functions, I/O control, and memory management. All accesses that affect the control
features of ColdFire processors are in the supervisor programming model, which consists of registers
available in user mode as well as the following control registers:

• 16-bit status register (SR)

• 32-bit supervisor stack pointer (SSP)

• 32-bit vector base register (VBR)

• 32-bit cache control register (CACR)

• Two 32-bit access control registers (ACR0, ACR1)

• Two 32-bit memory base address registers (RAMBAR, FLASHBAR)

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-4 Freescale Semiconductor

15 7 0

(CCR)

31

SR

OTHER_A7

VBR

CACR

ACR0

ACR1

FLASHBAR

RAMBAR

STATUS REGISTER

SUPERVISOR A7
STACK POINTER

VECTOR BASE
REGISTER

CACHE CONTROL
REGISTER

ACCESS CONTROL
REGISTER 0

ACCESS CONTROL
REGISTER 1

FLASH BASE ADDRESS
REGISTER

RAM BASE ADDRESS
REGISTER

Figure 2-5. Supervisor Programming Model

The following paragraphs describe the supervisor programming model registers.

Processor Register Description

2.2.3.1 Status Register (SR)

The SR stores the processor status and includes the CCR, the interrupt priority mask, and other control
bits. In supervisor mode, software can access the entire SR. In user mode, only the lower 8 bits are
accessible (CCR). The control bits indicate the following states for the processor: trace mode (T bit),
supervisor or user mode (S bit), and master or interrupt state (M bit). All defined bits in the SR have
read/write access when in supervisor mode.

System Byte Condition Code Register (CCR)

151413121110 876543210

T0SM0 I 000XNZVC

Figure 2-6. Status Register

Table 2-2. SR Field Descriptions

Bits Name Description

15 T Trace enable. When set, the processor performs a trace exception

after every instruction.

14 — Reserved, should be cleared.

13 S Supervisor/user state. Denotes whether the processor is in supervisor

mode (S = 1) or user mode (S = 0).

12 M Master/interrupt state. This bit is cleared by an interrupt exception, and

can be set by software during execution of the RTE or move to SR
instructions.

11 — Reserved, should be cleared.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-5

ColdFire Core

Table 2-2. SR Field Descriptions (continued)

Bits Name Description

10–8 I Interrupt level mask. Defines the current interrupt level. Interrupt

requests are inhibited for all priority levels less than or equal to the
current level, except the edge-sensitive level 7 request, which cannot
be masked.

7–5 — Reserved, should be cleared.

4–0 CCR Refer to Ta bl e 2 - 1.

2.2.3.2 Supervisor/User Stack Pointers (A7 and OTHER_A7)

The MCF5282 architecture supports two independent stack pointer (A7) registers—the supervisor stack
pointer (SSP) and the user stack pointer (USP). The hardware implementation of these two
programmable-visible 32-bit registers does not identify one as the SSP and the other as the USP. Instead,
the hardware uses one 32-bit register as the active A7 and the other as OTHER_A7. Thus, the register
contents are a function of the processor operation mode, as shown in the following:

if SR[S] = 1

then A7 = Supervisor Stack Pointer

OTHER_A7 = User Stack Pointer

else A7 = User Stack Pointer

OTHER_A7 = Supervisor Stack Pointer

The BDM programming model supports direct reads and writes to A7 and OTHER_A7. It is the
responsibility of the external development system to determine, based on the setting of SR[S], the
mapping of A7 and OTHER_A7 to the two program-visible definitions (SSP and USP). This functionality
is enabled by setting the enable user stack pointer bit, CACR[EUSP]. If this bit is cleared, only the stack
pointer (A7), defined for previous ColdFire versions, is available. EUSP is zero at reset.

If EUSP is set, the appropriate stack pointer register (SSP or USP) is accessed as a function of the
processor’s operating mode. To support dual stack pointers, the following two privileged M68000
instructions are added to the ColdFire instruction set architecture to load/store the USP :

move.l Ay, USP; move to USP

move.l USP, Ax; move from USP

These instructions are described in the ColdFire Family Programmer’s Reference Manual.

2.2.3.3 Vector Base Register (VBR)

The VBR contains the base address of the exception vector table in memory. To access the vector table,
the displacement of an exception vector is added to the value in VBR. The lower 20 bits of the VBR are
not implemented by ColdFire processors; they are assumed to be zero, forcing the table to be aligned on a
1 MByte boundary.

2.2.3.4 Cache Control Register (CACR)

The CACR controls operation of the instruction/data cache memories. It includes bits for enabling,
freezing, and invalidating cache contents. It also includes bits for defining the default cache mode and
write-protect fields. The CACR is described in Section 4.4.2.1, “Cache Control Register (CACR).”

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-6 Freescale Semiconductor

Programming Model

2.2.3.5 Access Control Registers (ACR0, ACR1)

The access control registers, ACR0 and ACR1, define attributes for two user-defined memory regions.
These attributes include the definition of cache mode, write protect, and buffer write enables. The ACRs
are described in Section 4.4.2.2, “Access Control Registers (ACR0, ACR1).”

2.2.3.6 Memory Base Address Registers (RAMBAR, FLASHBAR)

Memory base address registers are used to specify the base address of the internal SRAM and Flash
modules and indicate the types of references mapped to each. Each base address register includes a base
address, write-protect bit, address space mask bits, and an enable bit. For the MCF5282, FLASHBAR
determines the base address of the on-chip Flash, and RAMBAR determines the base address of the
on-chip RAM. For more information, refer to Section 5.3.1, “SRAM Base Address Register (RAMBAR)”
and Section 6.3.2, “Flash Base Address Register (FLASHBAR).”

2.3 Programming Model

Table 2-3 lists register names, the CPU space location, and whether the register is written from the

processor using the MOVEC instruction.

Table 2-3. ColdFire CPU Registers

Name CPU Space (Rc)

Memory Management Control Registers

CACR 0x002 Yes Cache control register

ACR0, ACR1 0x004-0x005 Yes Access control registers 0 and 1

Processor General-Purpose Registers

D0-D7 0x(0,1)80-0x(0,1)87No Data registers 0-7 (0 = load, 1 = store)

A0-A7 0x(0,1)88-0x(0,1)8FNo Address registers 0-7 (0 = load, 1 = store)

Processor Miscellaneous Registers

OTHER_A7 0x800 No Other stack pointer

VBR 0x801 Yes Vector base register

MACSR 0x804 No MAC status register

MASK 0x805 No MAC address mask register

ACC0-ACC3 0x806, 0x809,

0x80A, 0x80B

Written with

MOVEC

A7 is user stack pointer

No MAC accumulators 0-3

Register Name

ACCext01 0x807 No MAC accumulator 0, 1 extension bytes

ACCext23 0x808 No MAC accumulator 2, 3 extension bytes

SR 0x80E No Status register

PC 0x80F Yes Program counter

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-7

ColdFire Core

Table 2-3. ColdFire CPU Registers (continued)

Name CPU Space (Rc)

FLASHBAR 0xC04 Yes Flash base address register

RAMBAR 0xC05 Yes SRAM base address register

Written with

MOVEC

Local Memory Registers

Register Name

2.4 Additions to the Instruction Set Architecture

The original ColdFire instruction set architecture (ISA) was derived from the M68000-family opcodes
based on extensive analysis of embedded application code. After the initial ColdFire compilers were
created, developers identified ISA additions that would enhance both code density and overall
performance. Additionally, as users implemented ColdFire-based designs into a wide range of embedded
systems, they identified frequently used instruction sequences that could be improved by the creation of
new instructions. This observation was especially prevalent in development environments that made use
of substantial amounts of assembly language code.

Table 2-4 summarizes the new instructions added to Revision A+ ISA. For more details see Section 2.14,
“ColdFire Instruction Set Architecture Enhancements.”

Table 2-4. ISA Revision A+ New Instructions

Instruction Description

BITREV The contents of the destination data register are bit-reversed;

that is, new Dx[31] = old Dx[0], new Dx[30] = old Dx[1], ..., new
Dx[0] = old Dx[31].

BYTEREV The contents of the destination data register are byte-reversed;

that is, new Dx[31:24] = old Dx[7:0], ..., new Dx[7:0] = old
Dx[31:24].

FF1 The data register, Dx, is scanned, beginning from the

most-significant bit (Dx[31]) and ending with the least-significant
bit (Dx[0]), searching for the first set bit. The data register is then
loaded with the offset count from bit 31 where the first set bit
appears.

STLDSR Pushes the contents of the Status Register onto the stack and

then reloads the Status Register with the immediate data value.

2.5 Exception Processing Overview

Exception processing for ColdFire processors is streamlined for performance. The ColdFire processors
differ from the M68000 family in that they include:

• A simplified exception vector table

• Reduced relocation capabilities using the vector base register

• A single exception stack frame format

• Use of a single self-aligning system stack

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-8 Freescale Semiconductor

Exception Processing Overview

All ColdFire processors use an instruction restart exception model, but certain microarchitectures (V2 and
V3) require more software support to recover from certain access errors. See Section 2.7.1, “Access Error

Exception” for details.

Exception processing includes all actions from the detection of the fault condition to the initiation of fetch
for the first handler instruction. Exception processing is comprised of four major steps

First, the processor makes an internal copy of the SR and then enters supervisor mode by asserting the S
bit and disabling trace mode by negating the T bit. The occurrence of an interrupt exception also forces the
M bit to be cleared and the interrupt priority mask to be set to the level of the current interrupt request.

Second, the processor determines the exception vector number. For all faults except interrupts, the
processor performs this calculation based on the exception type. For interrupts, the processor performs an
interrupt-acknowledge (IACK) bus cycle to obtain the vector number from the interrupt controller. The
IACK cycle is mapped to a special acknowledge address space with the interrupt level encoded in the
address.

Third, the processor saves the current context by creating an exception stack frame on the supervisor
system stack. As a result, the exception stack frame is created at a 0-modulo-4 address on the top of the
current system stack. Additionally, the processor uses a simplified fixed-length stack frame for all
exceptions. The exception type determines whether the program counter placed in the exception stack
frame defines the location of the faulting instruction (fault) or the address of the next instruction to be
executed (next).

Fourth, the processor calculates the address of the first instruction of the exception handler. By definition,
the exception vector table is aligned on a 1 Mbyte boundary. This instruction address is generated by
fetching an exception vector from the table located at the address defined in the vector base register. The
index into the exception table is calculated as (4 x vector number). Once the exception vector has been
fetched, the contents of the vector determine the address of the first instruction of the desired handler. After
the instruction fetch for the first opcode of the handler has been initiated, exception processing terminates
and normal instruction processing continues in the handler.

All ColdFire processors support a 1024-byte vector table aligned on any 1 Mbyte address boundary (see

Table 2-5). The table contains 256 exception vectors; the first 64 are defined by Freescale and the

remaining 192 are user-defined interrupt vectors.

Table 2-5. Exception Vector Assignments

Vector

Number(S)

0 0x000 — Initial stack pointer

1 0x004 — Initial program counter

2 0x008 Fault Access error

3 0x00C Fault Address error

4 0x010 Fault Illegal instruction

5 0x014 Fault Divide by zero

6–7 0x018–0x01C — Reserved

8 0x020 Fault Privilege violation

9 0x024 Next Trace

10 0x028 Fault Unimplemented line-a opcode

11 0x02C Fault Unimplemented line-f opcode

Vector

Offset (Hex)

Stacked

Program

Counter

Assignment

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-9

ColdFire Core

Table 2-5. Exception Vector Assignments (continued)

Vector

Number(S)

12 0x030 Next Debug interrupt

13 0x034 — Reserved

14 0x038 Fault Format error

15–23 0x03C–0x05C — Reserved

24 0x060 Next Spurious interrupt

25–31 0x064-0x07C — Reserved

32–47 0x080–0x0BC Next Trap # 0-15 instructions

48–63 0x0C0–0x0FC — Reserved

64–255 0x100–0x3FC Next User-defined interrupts

“Fault” refers to the PC of the instruction that caused the exception; “Next” refers to the PC

of the next instruction that follows the instruction that caused the fault.

Vector

Offset (Hex)

Stacked

Program

Counter

Assignment

All ColdFire processors inhibit interrupt sampling during the first instruction of all exception handlers.
This allows any handler to effectively disable interrupts, if necessary, by raising the interrupt mask level
contained in the status register. In addition, the V2 core includes a new instruction (STLDSR) that stores
the current interrupt mask level and loads a value into the SR. This instruction is specifically intended for
use as the first instruction of an interrupt service routine which services multiple interrupt requests with
different interrupt levels. For more details see Section 2.14, “ColdFire Instruction Set Architecture

Enhancements.”

2.6 Exception Stack Frame Definition

The exception stack frame is shown in Figure 2-7. The first longword of the exception stack frame contains
the 16-bit format/vector word (F/V) and the 16-bit status register, and the second longword contains the
32-bit program counter address.

0

SSP

31

FORMAT FS[3:2] VECTOR[7:0] FS[1:0] STATUS REGISTER

+ 0X4

27

25

PROGRAM COUNTER[31:0]

17

15

Figure 2-7. Exception Stack Frame Form

The 16-bit format/vector word contains 3 unique fields:

• A 4-bit format field at the top of the system stack is always written with a value of 4, 5, 6, or 7 by
the processor indicating a two-longword frame format. See Table 2-6.

Table 2-6. Format Field Encodings

Original SSP @ Time

of Exception, Bits 1:0

00 Original SSP - 8 4

01 Original SSP - 9 5

SSP @ 1st

Instruction of

Handler

Format Field

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-10 Freescale Semiconductor

Table 2-6. Format Field Encodings

Processor Exceptions

Original SSP @ Time

of Exception, Bits 1:0

10 Original SSP - 10 6

11 Original SSP - 11 7

SSP @ 1st

Instruction of

Handler

Format Field

• There is a 4-bit fault status field, FS[3:0], at the top of the system stack. This field is defined for
access and address errors only and written as zeros for all other types of exceptions. See Tabl e 2-7 .

Table 2-7. Fault Status Encodings

FS[3:0] Definition

00xx Reserved

0100 Error on instruction fetch

0101 Reserved

011x Reserved

1000 Error on operand write

1001 Attempted write to write-protected space

101x Reserved

1100 Error on operand read

1101 Reserved

111x Reserved

• The 8-bit vector number, vector[7:0], defines the exception type and is calculated by the processor
for all internal faults and represents the value supplied by the interrupt controller in the case of an
interrupt. Refer to Table 2-5.

2.7 Processor Exceptions

2.7.1 Access Error Exception

The exact processor response to an access error depends on the type of memory reference being performed.
For an instruction fetch, the processor postpones the error reporting until the faulted reference is needed
by an instruction for execution. Therefore, faults that occur during instruction prefetches that are then
followed by a change of instruction flow do not generate an exception. When the processor attempts to
execute an instruction with a faulted opword and/or extension words, the access error is signaled and the
instruction aborted. For this type of exception, the programming model has not been altered by the
instruction generating the access error.

If the access error occurs on an operand read, the processor immediately aborts the current instruction’s
execution and initiates exception processing. In this situation, any address register updates attributable to
the auto-addressing modes, (for example, (An)+,-(An)), have already been performed, so the programming
model contains the updated An value. In addition, if an access error occurs during the execution of a

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-11

ColdFire Core

MOVEM instruction loading from memory, any registers already updated before the fault occurs contain
the operands from memory.

The V2 ColdFire processor uses an imprecise reporting mechanism for access errors on operand writes.
Because the actual write cycle may be decoupled from the processor’s issuing of the operation, the
signaling of an access error appears to be decoupled from the instruction that generated the write.
Accordingly, the PC contained in the exception stack frame merely represents the location in the program
when the access error was signaled. All programming model updates associated with the write instruction
are completed. The NOP instruction can collect access errors for writes. This instruction delays its
execution until all previous operations, including all pending write operations, are complete. If any
previous write terminates with an access error, it is guaranteed to be reported on the NOP instruction.

2.7.2 Address Error Exception

Any attempted execution transferring control to an odd instruction address (that is, if bit 0 of the target
address is set) results in an address error exception.

Any attempted use of a word-sized index register (Xn.w) or a scale factor of 8 on an indexed effective
addressing mode generates an address error as does an attempted execution of a full-format indexed
addressing mode.

2.7.3 Illegal Instruction Exception

Any attempted execution of an illegal 16-bit opcode (except for line-A and line-F opcodes) generates an
illegal instruction exception (vector 4). Additionally, any attempted execution of any non-MAC line-A and
most line-F opcode generates their unique exception types, vector numbers 10 and 11, respectively. The
V2 core does not provide illegal instruction detection on the extension words on any instruction, including
MOVEC.

2.7.4 Divide-By-Zero

Attempting to divide by zero causes an exception (vector 5, offset = 0x014).

2.7.5 Privilege Violation

The attempted execution of a supervisor mode instruction while in user mode generates a privilege
violation exception. See the ColdFire Programmer’s Reference Manual for lists of supervisor- and
user-mode instructions.

2.7.6 Trace Exception

To aid in program development, all ColdFire processors provide an instruction-by-instruction tracing
capability. While in trace mode, indicated by the assertion of the T-bit in the status register (SR[15] = 1),
the completion of an instruction execution (for all but the STOP instruction) signals a trace exception. This
functionality allows a debugger to monitor program execution.

The STOP instruction has the following effects:

1. The instruction before the STOP executes and then generates a trace exception. In the exception
stack frame, the PC points to the STOP opcode.

2. When the trace handler is exited, the STOP instruction is executed, loading the SR with the
immediate operand from the instruction.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-12 Freescale Semiconductor

Processor Exceptions

3. The processor then generates a trace exception. The PC in the exception stack frame points to the
instruction after the STOP, and the SR reflects the value loaded in the previous step.

If the processor is not in trace mode and executes a STOP instruction where the immediate operand sets
SR[T], hardware loads the SR and generates a trace exception. The PC in the exception stack frame points
to the instruction after the STOP, and the SR reflects the value loaded in step 2.

Because ColdFire processors do not support any hardware stacking of multiple exceptions, it is the
responsibility of the operating system to check for trace mode after processing other exception types. As
an example, consider the execution of a TRAP instruction while in trace mode. The processor will initiate
the TRAP exception and then pass control to the corresponding handler. If the system requires that a trace
exception be processed, it is the responsibility of the TRAP exception handler to check for this condition
(SR[15] in the exception stack frame asserted) and pass control to the trace handler before returning from
the original exception.

2.7.7 Unimplemented Line-A Opcode

A line-A opcode is defined when bits 15-12 of the opword are 0b1010. This exception is generated by the
attempted execution of an undefined line-A opcode.

2.7.8 Unimplemented Line-F Opcode

A line-F opcode is defined when bits 15-12 of the opword are 0b1111. This exception is generated by
attempted execution of an undefined line-F opcode.

2.7.9 Debug Interrupt

This special type of program interrupt is discussed in detail in Chapter 30, “Debug Support.” This
exception is generated in response to a hardware breakpoint register trigger. The processor does not
generate an IACK cycle but rather calculates the vector number internally (vector number 12).

2.7.10 RTE and Format Error Exception

When an RTE instruction is executed, the processor first examines the 4-bit format field to validate the
frame type. For a ColdFire core, any attempted RTE execution where the format is not equal to {4,5,6,7}
generates a format error. The exception stack frame for the format error is created without disturbing the
original RTE frame and the stacked PC pointing to the RTE instruction.

The selection of the format value provides some limited debug support for porting code from M68000
applications. On M68000 family processors, the SR was located at the top of the stack. On those
processors, bit 30 of the longword addressed by the system stack pointer is typically zero. Thus, if an RTE
is attempted using this “old” format, it generates a format error on a ColdFire processor.

If the format field defines a valid type, the processor: (1) reloads the SR operand, (2) fetches the second
longword operand, (3) adjusts the stack pointer by adding the format value to the auto-incremented address
after the fetch of the first longword, and then (4) transfers control to the instruction address defined by the
second longword operand within the stack frame.

2.7.11 TRAP Instruction Exception

The TRAP #n instruction always forces an exception as part of its execution and is useful for implementing
system calls.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

Freescale Semiconductor 2-13

ColdFire Core

2.7.12 Interrupt Exception

Interrupt exception processing includes interrupt recognition and the fetch of the appropriate vector from
the interrupt controller using an IACK cycle. See Chapter 10, “Interrupt Controller Modules” for details
on the interrupt controller.

2.7.13 Fault-on-Fault Halt

If a ColdFire processor encounters any type of fault during the exception processing of another fault, the
processor immediately halts execution with the catastrophic “fault-on-fault” condition. A reset is required
to force the processor to exit this halted state.

2.7.14 Reset Exception

Asserting the reset input signal to the processor causes a reset exception. The reset exception has the
highest priority of any exception; it provides for system initialization and recovery from catastrophic
failure. Reset also aborts any processing in progress when the reset input is recognized. Processing cannot
be recovered.

The reset exception places the processor in the supervisor mode by setting the S-bit and disables tracing
by clearing the T bit in the SR. This exception also clears the M-bit and sets the processor’s interrupt
priority mask in the SR to the highest level (level 7). Next, the VBR is initialized to zero (0x00000000).
The control registers specifying the operation of any memories (e.g., cache and/or RAM modules)
connected directly to the processor are disabled.

NOTE

Other implementation-specific supervisor registers are also affected. Refer
to each of the modules in this user’s manual for details on these registers.

Once the processor is granted the bus, it then performs two longword read bus cycles. The first longword
at address 0 is loaded into the stack pointer and the second longword at address 4 is loaded into the program
counter. After the initial instruction is fetched from memory, program execution begins at the address in
the PC. If an access error or address error occurs before the first instruction is executed, the processor
enters the fault-on-fault halted state.

ColdFire processors load hardware configuration information into the D0 and D1 general-purpose
registers after system reset. The hardware configuration information is loaded immediately after the
reset-in signal is negated. This allows an emulator to read out the contents of these registers via BDM to
determine the hardware configuration.

Information loaded into D0 defines the processor hardware configuration as shown in Figure 2-8.

MCF5282 Coldfire Microcontroller User’s Manual, Rev. 2.3

2-14 Freescale Semiconductor