This manual describes the hardware on the 56F8037EVM in detail.
Audience
This document is intended for application developers who are creating software for
devices using the Freescale 56F8037 part or a member of the 56F8000 family that is
compatible with this part.
Organization
This manual is organized into two chapters and two appendices.
•Chapter 1, Introduction, provides an overview of the Evaluation Module and its
features.
•Chapter 2, Technical Summary, describes the 56F8037EVM hardware in detail.
•Appendix A, 56F8037EVM Schematics, contains the schematics of the
56F8037EVM.
•Appendix B, 56F8037EVM Bill of Material,provides a list of the materials used on
the 56F8037EVM.
Suggested Reading
More documentation on the 56F8037EVM and the MC56F8037EVM kit may be found at
URL:
www. freescale.com
Preface, Rev. 0
Freescale Semiconductorvii
Preliminary
Notation Conventions
This manual uses the following notational conventions:
Term or ValueSymbolExamplesExceptions
Active High
Signals
(Logic One)
Active Low
Signals
(Logic Zero)
Hexadecimal
Values
Decimal ValuesNo special symbol
Binary ValuesBegin with the letter
NumbersConsidered positive
Blue TextLinkable on-line...refer to Chapter 7, License
BoldReference sources,
No special symbol
attached to the
signal name
Noted with an
overbar in text and
in most figures
Begin with a “$”
symbol
attached to the
number
“b” attached to the
number
unless specifically
noted as a negative
value
paths, emphasis
A0
CLKO
WE
OE
$0FF0
$80
10
34
b1010
b0011
5
-10
...see:
http://www.freescale.com/
In schematic drawings,
Active Low Signals may be
noted by a backslash: /WE
Voltage is often shown as
positive: +3.3V
56F8037EVM User Manual, Rev. 0
viii Freescale Semiconductor
Preliminary
Definitions, Acronyms, and Abbreviations
Definitions, acronyms and abbreviations for terms used in this document are defined below for
reference.
56F8037
Digital signal controller with motor control peripherals
A/DAnalog-to-Digital; a method of converting Analog signals to Digital values
ADCAnalog-to-Digital Converter; a peripheral on the 56F8037 part
D/A
DAC
EOnCE
Digital-to-Analog; a method of converting Digital values to Analog signals
Digital-to-Analog Converter; a peripheral on the 56F8037 part
Enhanced On-Chip Emulation; a debug bus and port which enables a designer
to create a low-cost hardware interface for a professional-quality debug
environment
EVM
Evaluation Module; a hardware platform which allows a customer to evaluate
the silicon and develop his application
GPIO
General Purpose Input and Output port on Freescale’s family of digital signal
controllers; does not share pin functionality with any other peripheral on the
chip and can only be set as an input, an output, or a level-sensitive interrupt
input
IC
JTAG
Integrated Circuit
Joint Test Action Group; a bus protocol/interface used for test and debug
LED
LQFP
OnCE
PCB
PWM
SCI
SPI
TM
Light Emitting Diode
Low-profile Quad Flat Package
On-Chip Emulation, a debug bus and port created to allow a means for low-cost
hardware to provide a professional-quality debug environment
Printed Circuit Board
Pulse Width Modulation
Serial Communications Interface; a peripheral on Freescale’s family of digital
signal controllers
Serial Peripheral Interface; a peripheral on Freescale’s family of digital signal
controllers
Preface, Rev. 0
Freescale Semiconductorix
Preliminary
References
The following sources were referenced to produce this manual:
[1] DSP56800E Reference Manual, DSP56800ERM, Freescale Semiconductor, Inc.
[2] 56F802X and 56F803X Peripheral Reference Manual, MC56F80XXRM,
Freescale Semiconductor, Inc.
[3] 56F8037 Technical Data, MC56F8037, Freescale Semiconductor, Inc.
56F8037EVM User Manual, Rev. 0
x Freescale Semiconductor
Preliminary
Chapter 1
Introduction
The 56F8037EVM is used to demonstrate the abilities of the 56F8037 digital signal controller
and to provide a hardware tool allowing the development of applications.
The 56F8037EVM is an evaluation module board that includes a 56F8037 part, USB interface,
user LEDs, user pushbutton switches and a daughter card connector. The daughter card
connector allows signal monitoring and expandability of user features.
The 56F8037EVM is designed for the following purposes:
•Allowing new users to become familiar with the features of the 56800E architecture. The
tools and examples provided with the 56F8037EVM facilitate evaluation of the feature set
and the benefits of the family.
•Serving as a platform for real-time software development. The tool suite enables the user
to develop and simulate routines, download the software to on-chip memory, run it, and
debug it using a debugger via the JTAG/Enhanced OnCE (EOnCE) port. The breakpoint
features of the EOnCE port enable the user to easily specify complex break conditions and
to execute user-developed software at full speed until the break conditions are satisfied.
The ability to examine and modify all user-accessible registers, memory and peripherals
through the EOnCE port greatly facilitates the task of the developer.
•Serving as a platform for hardware development. The hardware platform enables the user
to connect external hardware peripherals. The on-board peripherals can be disabled,
providing the user with the ability to reassign any and all of the processor's peripherals.
The EOnCE port's unobtrusive design means that all memory on the board and on the
processor is available to the user.
1.1 56F8037EVM Architecture
The 56F8037EVM facilitates the evaluation of various features present in the 56F8037 part. The
56F8037EVM can be used to develop real-time software and hardware products. The
56F8037EVM provides the features necessary for a user to write and debug software,
Introduction, Rev. 0
Freescale Semiconductor1-1
Preliminary
demonstrate the functionality of that software and interface with the user's application-specific
device(s). The 56F8037EVM is flexible enough to allow a user to fully exploit the 56F8037's
features to optimize the performance of his product, as shown in
56F8037
Figure 1-1.
JTAG/EOnCE
SCI
SPI
Timer A
PWM
ADCA
ADCB
RESET
+3.3V & GND
+3.3VA & AGND
JTAG
Connector
SCI to USB
Bridge
Daughter Card
Connector
Debug LEDs
IRQ Pushbuttons
RESET Pushbutton
Power Supply
+3.3V &+3.3VA
USB
Typ e-B
Figure 1-1. Block Diagram of the 56F8037EVM
1.2 56F8037EVM Connections
There are several power connection arrangements supported by the 56F8037EVM. Power can be
provided to the 56F8037EVM by using a USB connector, P2, attached to a PC or USB hub.
Power can be provided to the 56F8037EVM by an external +9.0V DC power supply using the
2.1mm power jack, P1, or via the Daughter Card connector, P3. However, the debug interconnect
is always the same using the JTAG connector, J1.
1.2.1 USB Power Connection
An interconnection diagram is shown in Figure 1-2 for connecting the JTAG Debug and USB
between a PC and the 56F8037EVM.
56F8037EVM User Manual, Rev. 0
1-2 Freescale Semiconductor
Preliminary
USB A/B Cable
56F8037EVM Connections
PC-compatible
Computer
USB A/B cable
USB-TAP
Connect cable
to USB port
Connect cable to USB port
56F8037EVM
J1
P2
Figure 1-2. 56F8037EVM Cabling for USB Power
Perform the following steps for USB power connection:
1. Connect the USB-TAP’s USB cable to a USB port on the host computer.
2. Connect the other end of the USB-TAP cable to the USB-TAP module. Connect the
ribbon cable from the USB-TAP module to J1 on the 56F8037EVM, shown in
Figure 1-2.
This provides the connection which allows the host computer to control the debug
functions on the 56F8037EVM board.
3. Connect the second USB cable to another USB port on the host computer or a USB hub.
4. Connect the other end of the second USB cable to the USB connector, P2, on the
56F8037EVM board, shown in
Figure 1-2. The green Power-ON LED, LED7, will
illuminate when power is correctly applied.
1.2.2 External +9.0V DC Power Connection
An interconnection diagram is shown in Figure 1-3 for connecting the PC and a user-supplied
external +9.0V DC power supply to the 56F8037EVM.
Introduction, Rev. 0
Freescale Semiconductor1-3
Preliminary
USB A/B Cable
PC-compatible
Computer
USB-TAP
Connect cable
to USB port
External
+9V
Power
56F8037EVM
J1
P1
with 2.1mm,
receptacle
connector
Figure 1-3. 56F8037EVM Cabling for External +9V Power
Perform the following steps for +9.0V DC power connection:
1. Connect the USB-TAP’s USB cable to a USB port on the host computer.
2. Connect the other end of the USB-TAP cable to the USB-TAP module. Connect the
ribbon cable from the USB-TAP module to J1 on the 56F8037EVM, shown in
Figure 1-3.
This provides the connection which allows the host computer to control the board.
3. Make sure that the external +9V DC, 450mA power supply is not plugged into any AC
power source.
4. Connect the 2.1mm output power plug from the external power supply into P1 on the
56F8037EVM, shown in
Figure 1-3.
5. Apply power to the external power supply. The green Power-ON LED, LED7, will
illuminate when po wer is correctly applied.
1.2.3 External +3.3V DC Power Connection
An interconnection diagram is shown in Figure 1-4 for connecting the PC and a user-supplied
Daughter Card providing +3.3V DC to the 56F8037EVM.
56F8037EVM User Manual, Rev. 0
1-4 Freescale Semiconductor
Preliminary
USB A/B Cable
56F8037EVM Connections
PC-compatible
Computer
USB-TAP
Daughter Card
56F8037EVM
J1
P3
Figure 1-4. 56F8037EVM Cabling for External +3.3V Power
Perform the following steps to provide +3.3V DC power from a Daughter Card:
1. Connect the USB-TAP’s USB cable to a USB port on the host computer.
2. Connect the other end of the USB-TAP cable to the USB-TAP module. Connect the
ribbon cable from the USB-TAP module to J1 on the 56F8037EVM, shown in
This provides the connection which allows the host computer to control the board.
3. Make sure the power supply on the Daughter Card is turned OFF.
Figure 1-4.
4. Connect the Daughter Card to P3 on the 56F8037EVM, shown in Figure 1-4.
5. Apply power to the Daughter Card. The green Power-ON LED, LED7, will illuminate
when power is correctly applied.
Introduction, Rev. 0
Freescale Semiconductor1-5
Preliminary
56F8037EVM User Manual, Rev. 0
1-6 Freescale Semiconductor
Preliminary
Chapter 2
Technical Summary
The 56F8037EVM is designed as a versatile development card using the 56F8037 processor,
allowing the creation of real-time software and hardware products to support a new generation of
applications in servo and motor control, digital and wireless messaging, digital answering
machines, feature phones, modems, and digital cameras. The power of the 16-bit 56F8037
processor, combined with the on-board USB interface and daughter card connector, makes the
56F8037EVM ideal for developing and implementing many motor control algorithms, as well as
for learning the architecture and instruction set of the 56F8037 processor.
The main features of the 56F8037EVM, with board and schematic reference designators, include:
•56F8037, a 16-bit +3.3V digital signal controller operating at 60MHz [U1]
•Joint Test Action Group (JTAG) port interface connector, for an external debug Host
Target Interface [J1]
•USB interface, for easy connection to a host processor [U2 and P2]
•Daughter Card connector, to allow the user to connect his own PWM, ADC, DAC, SCI,
SPI or GPIO-compatible peripheral to the digital signal controller [P3]
•On-board power regulation provided from an external +9V DC-supplied power input [P1]
•Light Emitting Diode (LED) power indicator [LED7]
•Six on-board real-time user debugging LEDs [LED1-6]
•Manual RESET pushbutton [S1]
•Manual interrupt #1 pushbutton [S2]
•Manual interrupt #2 pushbutton [S3]
Technical Summary, Rev. 0
Freescale Semiconductor2-1
Preliminary
2.1 56F8037
The 56F8037EVM uses a Freescale 56F8037 part, designated as U1 on the board and in the
schematics. This part will operate at a maximum external bus speed of 60MHz. A full description
of the 56F8037, including functionality and user information, is provided in these documents:
•56F8037 Technical Data Sheet, (MC56F8037): Electrical and timing specifications, pin
descriptions, device specific peripheral information and package descriptions
•56F802X and 56F803X Peripheral Reference Manual, (MC56F80XXRM): Detailed
description of peripherals of the 56F802x and 56F803x devices
•DSP56800E Reference Manual, (DSP56800ERM): Detailed description of the 56800E
family architecture, 16-bit core processor, and the instruction set
Refer to these documents for detailed information about chip functionality and operation. They
can be found on this URL:
www.freescale.com
2.2 USB Serial Communications
The 56F8037EVM provides an RS-232 to USB bridge interface by the use of an USB bridge part,
Silicon Labs CP2102, designated as U2. Refer to the USB schematic details in
Appendix A. The
USB bridge handles all the USB 2.0 protocol interactions and transitions the SCI port’s +3.3V
signal levels to USB-compatible signal levels and connects to the host’s USB port via connector
P2. The SCI ports signals, GPIOB6 and GPIOB7, or GPIOC12 and GPIOC8, can be
disconnected from the USB bridge by pulling the jumpers at JG3, RxD, and JG4, TxD, on the
board. The jumper options available on JG3 and JG4 for the SCI port are shown in
Table 2-1 and
Table 2-2.
Table 2-1. SCI RxD Signal Options
JG3
Pin #SignalDescription
1GPIO Port B, Bit 6RXD0
2RxDFrom CP2102
3GPIO Port C, Bit 12RXD1
56F8037EVM User Manual, Rev. 0
2-2 Freescale Semiconductor
Preliminary
Debug LEDs
.
Table 2-2. SCI TxD Signal Options
JG4
Pin #SignalDescription
1GPIO Port B, Bit 7TXD0
2TxDTo CP2102
3GPIO Port C, Bit 8TXD1
2.3 Debug LEDs
Six on-board Light-Emitting Diodes, (LEDs), are provided to allow real-time debugging for user
programs. These LEDs will allow the programmer to monitor program execution without having
to stop the program during debugging; refer to
each LED.
Setting GPIOA0, GPIOA1, GPIOA2, GPIOA3, GPIOA4, or GPIOA5 to a Logic One value will
turn on the associated LED.
Figure 2-1. Table 2-3 describes the control of
56F8037
GPIOA0
GPIOA1
GPIOA2
GPIOA3
GPIOA4
GPIOA5
INVERTING BUFFER
+3.3V
RED LED
YELLOW LED
GREEN LED
RED LED
YELLOW LED
GREEN LED
Figure 2-1. Diagram of the Debug LED Interface
Technical Summary, Rev. 0
Freescale Semiconductor2-3
Preliminary
Table 2-3. LED Control
Controlled by
User LEDColorSignal
LED1REDGPIO Port A, Bit 0
LED2YELLOWGPIO Port A, Bit 1
LED3GREENGPIO Port A, Bit 2
LED4REDGPIO Port A, Bit 3
LED5YELLOWGPIO Port A, Bit 4
LED6GREENGPIO Port A, Bit 5
2.4 Debug Support
A JTAG connector, J1, on the 56F8037EVM allows the connection of an external Host Target
Interface for downloading programs and working with the 56F8037’s registers. This connector is
used to communicate with an external Host Target Interface, which passes information and data
back and forth with a host processor running a debugger program.
for this connector.
Table 2-4 shows the pin-out
Table 2-4. JTAG Connector
J1
Pin #SignalPin #Description
1TDI2GND
3TDO4GND
5TCK6GND
7N/C8KEY
9RESET10TMS
11+3.3V DC12N/C
13N/C14N/C
56F8037EVM User Manual, Rev. 0
2-4 Freescale Semiconductor
Preliminary
Power Supply
2.5 External Interrupts
Two on-board pushbutton switches are provided for external interrupt generation, as shown in
Figure 2-2. S2 allows the user to generate a hardware interrupt, IRQ #1, using GPIO Port B,
Bit 2. S3 allows the user to generate a hardware interrupt, IRQ #2, using GPIO Port B, Bit 3.
These two switches allow the user to generate interrupts for their user-specific programs.
Alternately, the user can use GPIO Port B, Bit
jumper at JP5, pins 1 and 2, and place the jumper between JP5 pins 2 and 3. Also, the user can
use GPIO Port
B, Bit 5, for IRQ #2. To accomplish this, remove the jumper at JP6, pins 1 and 2,
and place the jumper between JP6 pins 2 and 3.
+3.3V
S2
4, for IRQ #1. To accomplish this, remove the
56F8037
4.7K
1
3
JG5
GPIOB2
2
GPIOB4
+3.3V
S3
4.7K
1
3
JG6
GPIOB3
2
GPIOB5
Figure 2-2. Schematic Diagram of the User Interrupt Interface
2.6 Reset
Logic is provided on the 56F8037 to generate an internal Power-On RESET. Additional reset
logic is provided to support the RESET signal from the JTAG connector and the user RESET
pushbutton, S1; refer to the schematics in
Appendix A.
2.7 Power Supply
The 56F8037EVM supports the option of power being provided from three different sources.
Since only one power supply source can be active at one time, the selection of the active power
supply source is made by the jumper group formed by JG1 and JG2.
jumper options for selecting each power supply source. Jumpering JG2, pins 2 and 3, the default
selection, selects the USB power supply source. Jumpering JG2, pins 1 and 2, selects the external
power supply source. Jumpering JG1 to JG2, pin 2, uses the Daughter Card power source.
Table 2-5 depicts the
Technical Summary, Rev. 0
Freescale Semiconductor2-5
Preliminary
Table 2-5. Power Source Selector
JG1JG2
Pin #DescriptionPin #Description
1External Power Supply Source
1Daughter Card Source2Power to 56F8037EVM
3USB Power Supply Source
2.7.1 USB Power Source
The main power source for the 56F8037EVM is through the USB connector, P2. This +5.0V
USB bus input power goes to the USB bridge device which creates a regulated +3.3V output
voltage. The USB bus power input is restricted to 450mA maximum for a high power device.
However, the USB bridge regulator output is limited to 350mA. This +3.3V DC voltage
regulation is used by the 56F8037 processor, ADC, LEDs, JTAG interface and supporting logic;
refer to schematics in
Power-ON LED, referenced as LED7, will illuminate.
Appendix A. When power is applied to the 56F8037EVM board, the
2.7.2 External +9V DC Power Source
The optional external +9V DC power input to the 56F8037EVM is through the 2.1mm coax
power jack, P1. This input power passes through a reverse power-blocking diode to provide a DC
supply input for the +3.3V voltage regulator, U4, and the +5.0V voltage regulator, U5. A 450mA
external power supply is sufficient to power the 56F8037EVM. However, less than 300mA is
required by the 56F8037EVM board. The remaining current is available for custom control
applications when connected to the Daughter Card connector. The 56F8037EVM provides
+5.0V
processor, ADC, JTAG interface and supporting logic; refer to schematics in
DC regulation for the CAN transceiver and, +3.3V DC voltage regulation for the
Appendix A. When
power is applied to the 56F8037EVM board, the Power-ON LED, referenced as LED7, will
illuminate.
2.7.3 Daughter Card Power Source
The optional Daughter Card power input to the 56F8037EVM is through the Daughter Card
connector, P3. Regulated +3.3V voltage is provided on P3, pin 1. The Daughter Card power
supply ground reference is provided on P3, pin 3. At least 300mA should be provided to power
the 56F8037EVM board. This input +3.3V DC voltage will power the processor, ADC, DAC,
LEDs, JTAG interface and supporting logic; refer to schematics in
applied to the 56F8037EVM board, the Power-ON LED, referenced as LED7, will illumate.
Appendix A. When power is
56F8037EVM User Manual, Rev. 0
2-6 Freescale Semiconductor
Preliminary
Daughter Card Connector
2.8 Daughter Card Connector
The 56F8037EVM contains a Daughter Card connector, P3, which contains the processor’s
peripheral port signals. The daughter card connector is used to connect a Daughter Card or a
user-specific Daughter Card to the processor’s peripheral port signals. The Daughter Card
connector is a 60-pin 0.1” pitch connector with signals for RESET, SPI, SCI, PWM, ADC, DAC
and GPIO ports.
Table 2-6 shows the Daughter Card connector’s signal-to-pin assignments.
On-board power regulation1
OnCEix
On-Chip Emulation
OnCEix
P
PCBix
peripheral port signals7
Printed Circuit Board
PCBix
Pulse Width Modulation
PWMix
PWMix
R
real-time debugging3
RS-232
level converter2
schematic diagram2
S
I
ICix
Integrated Circuit
ICix
Index, Rev. 0
Freescale Semiconductori
Preliminary
SCIix
Serial Communications Interface
SCIix
Serial Peripheral Interface
SPIix
SPIix
How to Reach Us:
Home Page:
www.freescale.com
E-mail:
support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
RoHS-compliant and/or Pb-free versions of Freescale products have the
functionality and electrical characteristics of their non-RoHS-compliant
and/or non-Pb-free counterparts. For further information, see
http://www.freescale.com or contact your Freescale sales representative.
For information on Freescale’s Environmental Products program, go to
http://www.freescale.com/epp.
Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There are
no express or implied copyright licenses granted hereunder to design or
fabricate any integrated circuits or integrated circuits based on the
information in this document.
Freescale Semiconductor reserves the right to make changes without further
notice to any products herein. Freescale Semiconductor makes no warranty,
representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Freescale Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters that may be provided in Freescale
Semiconductor data sheets and/or specifications can and do vary in different
applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does
not convey any license under its patent rights nor the rights of others.
Freescale Semiconductor products are not designed, intended, or authorized
for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product could
create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold Freescale
Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor,
Inc. All other product or service names are the property of their respective owners.
This product incorporates SuperFlash® technology licensed from SST.