2.1TOP SIDE ..........................................................................................................................................5
2.2BOTTOM SIDE ..................................................................................................................................6
CHAPTER 3: EXPLANATION OF SCHEMATIC.............................................................................7
3.1TYPICAL APPLICATION OF MT6236..................................................................................................7
3.2PRINCIPLE OF RF CIRCUIT ...............................................................................................................8
MP3/MIDI/WAV/AMR/AAC, MP4/3GP, FM, one Camera, Bluetooth, PC Sync, 3D G-sensor, BT,
etc. E185 can support GSM 900/1800MHz, also GPRS.
In order to support technicians to be familiar with E185 handset, please master the method of
servicing. In addition, we provide corresponding technical data, including MTK BB (Baseband),
RF and software. There are also many Baseband and RF test reference points and description of
circuit. You can refer to maintaining examples. We hope this manual can give you some help.
Main specification and technique standards of E185 are listed as below, for more information,
please refer to corresponding Technical Data Sheet.
CKT Confidential Page 4 of 47
Page 5
FLY E185 Service Manual
Chapter 2: PCBA Overview
2.1 Top side
CKT Confidential Page 5 of 47
Page 6
FLY E185 Service Manual
2.2 Bottom side
CKT Confidential Page 6 of 47
Page 7
FLY E185 Service Manual
Chapter 3: Explanation of Schematic
3.1 Typical application of MT6236
Based on a multi-processor architecture, MT6236 integrates an ARM926EJ-S
processor running high-level GSM/GPRS protocol software as well as multimedia applications,
two digital signal processor core, which manages the low-level MODEM as well as advanced
TM
audio functions, and an ARM7EJ-S
and link control protocol, as well as the Bluetooth radio control.
MT6236 consists of the following subsystems:
core, the dedicated processor running Bluetooth baseband
Microcontroller Unit (MCU) Subsystem: includes an ARM926EJ-S
TM
core, the main
TM
RISC processor
and its accompanying memory management and interrupt handling logics;
Digital Signal Processor (DSP) Subsystem: includes a DSP and its accompanying
memory, memory controller, and interrupt controller;
MCU/DSP Interface: the junction at which the MCU and the DSP exchange hardware
and software information;
Microcontroller Peripherals: includes all user interface modules and RF control
interface modules;
CKT Confidential Page 7 of 47
Page 8
FLY E185 Service Manual
Microcontroller Coprocessors: runs computing-intensive processes in place of the
Microcontroller;
DSP Peripherals: hardware accelerators for GSM/GPRS channel codec;
Multimedia Subsystem: integrates several advanced accelerators to support
multimedia applications;
Voice Front End: the data path for converting analog speech to and from digital
speech;
Audio Front End: the data path for converting stereo audio from an audio source;
Baseband Front End: the data path for converting a digital signal to and from an
analog signal from the RF modules;
Timing Generator: generates the control signals related to the TDMA frame timing;
Power, Reset and Clock Subsystem: manages the power, reset, and clock distribution
inside MT6236.
Bluetooth subsystem: includes an ARM7EJ-STMRISC processor with embedded
ROM/RAM system, baseband processor, and a high-performance radio block.
Power management unit: a self-contained power supply source which also controls
the charging and system startup circuitry.
3.2 Principle of RF circuit
3.2.1 GSM RF AD6548 application
The AD6548 receiver section fully integrates all RF and baseband signal processing, and it
includes Low Noise Amplifiers, Down-converting Mixers, Baseband Amplifiers/Low Pass Filters,
Baseband Output D.C offset Correction, Receive Local Oscillator (LO) Generator.
The transmit section of the AD6548 radio implements a translation loop modulator. This consists
of a quadrature modulator, high speed phase-frequency detector (PFD) with charge pump output,
loop filter, TX VCO and a feedback down converting mixer. The VCO output (divided by 2 for
low band) is fed to the power amplifier with a portion internally fed back into the
down-converting feedback mixer to close the feedback loop. It includes Quadrature Modulator,
Phase Frequency Detector (PFD), Loop filter, TX VCO, Feedback Down-converting Mixer, and
Transmit Frequency Plan.
The below figure show the GSM RF circuit:
CKT Confidential Page 8 of 47
Page 9
FLY E185 Service Manual
Figure 3.2.1 GSM RF circuit
From the chart we can see that the RF part is mainly composed of a highly integrated
CMOS transceiver chip (AD6548), some RX Saw filters, reference crystal oscillator,
power amplifier/antenna switch module (2in1), antenna and the matching components
between each other.
3.2.2 Analog Front-end& Analog Blocks
3.2.2.1 Baseband Front End
Baseband Front End is a modem interface between TX/RX mixed-signal modules and digital
signal processor (DSP). We can divide this block into two parts (see Figure 138). The first is the
uplink (transmitting) path, which converts bit-stream from DSP into digital in-phase (I) and
quadrature (Q) signals for TX mixed-signal module. The second part is the downlink (receiving)
path, which receives digital in-phase (I) and quadrature (Q) signals from RX mixed-signal module,
performs FIR filtering and then sends results to DSP. Figure 138illustrates interconnection around
Baseband Front End. In the figure the shadowed blocks compose Baseband Front End.
To enhance the capability of data processing of mobile phone and base station, the Enhanced Data
for GSM Evolution (EDGE), which used 8PSK Modulationrather than GMSK Modulation in
GSM system may provide the triple data transmission rate of 384 kbps for system to supply the
solution of voice, data, Internet linkage, and other kinds of mutual linkage, while 3bits per
symbols in 8PSK Modulation and 1 bit per symbol in GMSK Modulation.
The uplink path is mainly composed of GMSK Modulator or 8PSK Modulator and uplink parts of
Baseband Serial Ports, and the downlink path is mainly composed of RX digital FIR filter and
downlink parts of Baseband Serial Ports. Baseband Serial Ports is a serial interface used to
communicate with DSP. In addition, there is a set of control registers in Baseband Front End that
is intended for control of TX/RX mixed-signal modules, inclusive of several compensation circuit:
calibration of I/Q DC offset, I/Q Quadrature Phase Compensation and I/Q Gain Mismatch of
CKT Confidential Page 9 of 47
Page 10
FLY E185 Service Manual
uplink analog-to-digital (D/A) converters as well as I/Q Gain Mismatch for downlink
digital-to-analog (A/D) converters in TX/RX mixed-signal modules. The timing of bit streaming
through Baseband Front End is completely under control of TDMA timer. Usually only either of
uplink and downlink paths is active at one moment. However, both of the uplink and downlink
paths will be active simultaneously when Baseband Front End is in loopback mode.
When either of TX windows in TDMA timer is opened, the uplink path in Baseband Front End
will be activated. Accordingly components on the uplink path such as GMSK Modulator or 8PSK
Modulator will be powered on, and then TX mixed-signal module is also powered on. The sub
block Baseband Serial Ports will sink TX data bits from DSP and then forward them to GMSK
Modulator or 8PSK Modulator. The outputs from GMSK Modulator or 8PSK Modulator are sent
to TX mixed-signal module in format of I/Q signals. Finally D/A conversions are performed in TX
mixed-signal module and the output analog signal is output to RF module. Additionally, 8PSK
Modulation intrinsically extends the bursts window and reports in 8MVD (8PSK Modulation
Valid) in BFE_STA status register. Similarly, while either of RX windows in TDMA timer is
opened, the downlink path in Baseband Front End will be activated. Accordingly components on
the downlink path such as RX mixed-signal module and RX digital FIR filter are then powered on.
First A/D conversions are performed in RX mixed-signal module, and then the results in format of
I/Q signals are sourced to Low Pass Filtering with different bandwidth (Narrow one about Fc = 90
kHz, Wide one about FC = 110khz), Interference Detection Circuit to determine which Filter to be
used by judging receiving power on current burst, Additionally, “I/Q Compensation Circuit” is an
option in data path for modifying Receiving I/Q pair gain mismatch.. Finally the results will be
sourced to DSP through Baseband Serial Ports.
Block Diagram of Baseband Front End:
Figure 3.2.2.1
CKT Confidential Page 10 of 47
Baseband Front End Structure
Page 11
FLY E185 Service Manual
3.2.2.2 Downlink Path (RX Path)
On the downlink path, the sub-block between RX mixed-signal module and Baseband Serial Ports
is RX Path. It mainly consists of two parallel digital FIR filter with programmable tap number,
two sets of multiplexing paths for loopback modes, interface for RX mixed-signal module,
Interference Detection Circuit, I/Q Gain Mismatch compensation circuit, and interface for
Baseband Serial Ports. The block diagram is shown in Figure 140.
While RX enable windows are open, RX Path will issue control signals to have RX mixed-signal
module proceed to make A/D conversion. As each conversion is finished, one set of I/Q signals
will be latched. There exists a digital FIR filter for these I/Q signals. The result of filtering will be
dumped to Baseband Serial Ports whenever RX dump windows are opened.
Block Diagram of RX Path:
Figure3.2.2.2 downlink diagram
In order to compensate I/Q Gain Mismatch , configure IGAINSEL(I Gain Selection) in RX_CON
control register, the I over Q ratio can be compensate for 0.3 dB/step, totally 11 steps resulted in
dynamic range up to +/-1.5dB. The I/Q swap functionality can be setting “1” for SWAP(I/Q
Swapping) in RX_CFG control register, which is used to swap I/Q channel signals from RX
mixed-signal module before they are latched into RX digital FIR filter. It is intended to provide
flexibility for I/Q connection with RF modules.
CKT Confidential Page 11 of 47
Page 12
FLY E185 Service Manual
3.2.2.3 Uplink Path (TX Path)
The purpose of the uplink path inside Baseband Front End is to sink TX symbols, from DSP, then
perform GMSK modulation or 8PSK Modulation on them, then perform offset cancellation on I/Q
digital signals, and finally control TX mixed-signal module to make D/A conversion on I/Q
signals out of GMSK Modulator or 8PSK Modulator with offset cancellation. Accordingly, the
uplink path is composed of uplink parts of Baseband Serial Ports, GSM Encryptor, GMSK
Modulator, 8PSK Modulator and several compensation circuits including I/Q DC offset, I/Q
Quadrature Phase Compensation, and I/Q Gain Mismatch. The block diagram of uplink path is
shown as followed.
Block Diagram of Uplink Path:
Figure3.2.4 uplink diagram
On uplink path, the content of a burst, including tail bits, data bits, and training sequence bits is
sent from DSP. DSP outputs will be translated by either GMSK Modulator or 8PSK Modulator.
The Modulation Mode Selection is controlled by MDSEL1 (Modulation Mode Select1) MDSEL2,
MDSEL3, MDSEL4 in TX_CFG control register, and these translated bits after modulation will
become I/Q digital signals with certain latency.
TDMA timer having a quarter-bit timing accuracy gives the timing windows for uplink operation.
Uplink operation is controlled by TX enable window and TX dump window of TDMA timer.
Usually, TX enable window is opened earlier than TX dump window. When TX enable window of
TDMA timer is opened, uplink path in Baseband Front End will power-on GSK TX mixed-signal
module and thus drive valid outputs to RF module. However, uplink parts of Baseband Serial
Ports still do not sink data from DSP through the serial interface between Baseband Serial Ports
and DSP until TX dump window of TDMA timer is opened.
Quadrature Phase:
For 8PSK Modulation, in order to improve the EVM performance, use PHSEL [3:0] (Phase Select)
in TX_CFG control register to compensate the quadrature phase. 10 steps, 1degree/step, up to +/5
degree dynamic range.
DC offset Cancellation:
Offset cancellation will be performed on these I/Q digital signals to compensate offset error of
D/A converters (DAC) in TX mixed-signal module. Finally the generated I/Q digital signals will
CKT Confidential Page 12 of 47
Page 13
FLY E185 Service Manual
be input to TX mixed-signal module that contains two DAC for I/Q signal respectively.
Auxiliary Calibration Circuit - 540 kHz Sine:
By setting “1” to SGEN (Sine Tone Generation) in TX_CFG control register, the BBTX output
will become 540 kHz single sine tone, which is used for Factory Calibration scheme for Mixed
Signal Low Pass Filter Cut-off Frequency Accuracy.
GSM Encryptor:
When uplink parts of Baseband Serial Ports pass a TX symbol to GSM Encryptor, GSM Encryptor
will perform encryption on the TX symbol if set “1” to BCIEN (Baseband Ciphering Encryption)
in BFE_CON register. Otherwise, the TX symbol will be directed to GMSK modulator directly.
GMSK Modulation:
GMSK Modulator is used to convert bit stream of GSM bursts into in-phase and quadrature-phase
outputs by means of GMSK modulation scheme. It consists of a ROM table, timing control logic
and some state registers for GMSK modulation scheme. GMSK Modulator is activated when TX
dump window is opened. There is latency between assertion of TX dump window and the first
valid output of GMSK Modulator. The reason is because the bit rate of TX symbols is 270.833
KHz and the output rate of GMSK Modulator is 4.333 MHz, and therefore timing synchronization
is necessary between the two rates. Additionally, in order to prevent phase discontinuity in
between the multiple-burst Mode, the GMSK modulator will output continuous 67.7khs sine tone
outside the burst once RX DAC Enable window is still asserted. Once RX DAC Enable window is
disserted, GMSK modulator will park at DC level.
8PSK Modulation:
8PSK Modulator is used to convert bit stream of EDGE bursts into basically 8 phase I/Q pair
output by means of 8PSK modulation scheme. It consists of a ROM table, timing control logic and
some state registers for 8PSK modulation scheme. The conversion is based on 5 sequential symbol
and performed moving average form the ROM table lookup. 8PSK Modulator is activated when
TX dump window is opened. There is one clock delay between assertion of TX dump window and
the first valid output of 8PSK Modulator. The reason is because the bit rate of TX symbols is
270.833 KHz and the output rate of 8PSK Modulator is 4.333 MHz, and therefore timing
synchronization is necessary between the two rates.
CKT Confidential Page 13 of 47
Page 14
FLY E185 Service Manual
I/Q Swap:
By setting “1” to IQSWP in TX_CFG control register, phase on I/Q plane will rotate in inverse
direction. This option is to meet the different requirement form RF chip regarding I/Q plane. This
control signal is for GMSK Modulation only.
Modulation Bypass Mode:
For DSP debug purpose, set both “1” for MDBYP (Modulator Bypass) in TX_CFG control
register and BYPFLR(Bypass RX Filter) in RX_CFG control register for directly loopback DSP
16-bits data (10bits valid data plus sign or zero extension) through DAC only.
Modulation Output Latency Adjustment:
For multiple bursts, there maybe are consecutive bursts with different modulation mode. However,
there are about 8 to 10 QB output latencies for either GMSK/8PSK modulation output. In order to
match the transition timing of power ramp control in the power amplifier outside the baseband
chip, we have to precisely control the SW_QBCNT (Modulation Switching Quarter Bit Count) in
TX_CFG control register. Which will program the mode switching timing in QB count, and the
default value to switch the modulation mode is 24 QB count. Additionally, by programming
GMSK_DTAP_SYM (GMSK Delay Tap) in TX_CFG and GMSK_DTAP_QB in TX_CON
control register, the output latency for GMSK modulation output can be adjust to compensate the
offset between GMSK/8PSK modulator. The GMSK_DTAP_SYM adjust the output latency in
symbol time, while GMSK_DTA_QB adjust in Quarter Bit (QB) Time. Default value is delay 1
symbol of GMSK modulator output.
Modulation Bypass Mode:
For DSP debug purpose, set both “1” for MDBYP (Modulator Bypass) in TX_CFG control
register and BYPFLR (Bypass RX Filter) in RX_CFG control register for directly loopback DSP
16-bits data through DAC only.
Force GMSK Modulator turn on:
By setting “1” to APNDEN (Append Enable) bit in TX CFG control register, GMSK modulator
and 8PSK modulator will park on constant DC level during the non-burst period, while the I/Q
pair output phase maybe discontinuous since both modulator will be reset at the beginning of the
burst. However, the reset of the modulator will be helpful for the debugging purpose.
CKT Confidential Page 14 of 47
Page 15
FLY E185 Service Manual
3.2.2.4 Timing Generator
Timing is the most critical issue in GSM/GPRS applications. The TDMA timer provides a simple
interface for the MCU to program all the timing-related events for receive event control, transmit
event control and the timing adjustment. Detailed descriptions are mentioned in below figure:
Figure: The block diagram of TDMA timer
The TDMA timer unit is composed of three major blocks: Quarter bit counter, Signal generator
and Event registers. By default, the quarter-bit counter continuously counts from 0 to the wrap
position. In order to apply to cell synchronization and neighboring cell monitoring, the wrap
position can be changed by the MCU to shorten or lengthen a TDMA frame. The wrap position is
held in the TDMA_WRAP register and the current value of the TDMA quarter-bit counter may be
read by the MCU via the TDMA_TQCNT register.
The signal generator handles the overall comparing and event-generating processes. When a match
has occurred between the quarter bit counter and the event register, a predefined control signal is
generated. These control signals may be used for on-chip and off-chip purposes. Signals that
change state more than once per frame make use of more than one event register.
CKT Confidential Page 15 of 47
Page 16
FLY E185 Service Manual
3.3 Principle of Power Management circuit
3.3.1 Charger and protection logic
Over-temperature Protection: If the die temperature of PMU exceeds 150°C, the PMU will
automatically disable all the LDOs except the V
new power on sequence is required to enable the LDOs.
Battery Charger: The battery charger is optimized for the Li-ion batteries. The typical charging
procedure can be divided into three phases: pre-charging mode, the constant current charging
mode, and the full voltage charging mode. Figure 173shows the flow chart of the charging
procedure. Most of the charger circuits are integrated in the PMU except for one PNP, NMOS and
one accurate resistor for current sensing. These components should be applied externally.
3.3.2 Power-on/off Sequence
. Once the over-temperature state is resolved, a
rtc
The PMU handles the powering ON and OFF of the handset. There are three ways to power-on the
handset system:
1. Push PWRKEY (Pull the PWRKEY pin to the low level)
Pulling PWRKEY low is the typical way to turn on the handset. The V
turned-on first, and then V
then V
LDOs, and finally Vrf/V
usb/Vmc
ready and then the system reset ends at the moment when the V
LDOs turn-on at the same time. After Va/Vio turn-on, Vm buck and
a/Vio
LDOs will be turn on. The supplies for the baseband are
tcxo
core/Va/Vio/Vm/Vusb/Vmc/Vrf/Vtcxo
buck converter will be
core
are
fully turned-on to ensure the correct timing and function. After that, baseband would send the
PWRBB signal back to PMU for acknowledgement. To successfully power-on the handset,
PWRKEY should be kept low until PMU receives the PWRBB from baseband.
2. RTC module generate PWRBB to wake up the system
If the RTC module is scheduled to wake up the handset at some time, the PWRBB signal will
directly send to the PMU. In this case, PWRBB becomes high at the specific moment and let PMU
power-on just like the sequence described above. This is the case named RTC alarm.
3. Valid charger plug-in (CHRIN voltage is within the valid range)
Charger plugging-in will also turn on the handset if the charger is valid (no OVP take place).
However, If the battery voltage is too low to power-on,the handset (UVLO state), the system
won’t be turned-on by any of these three ways. In this case, charger will charge the battery first
and the handset will be powered-on automatically as long as the battery voltage is high enough.
Figure: States of mobile handset and regulator
Under-voltage Lockout (UVLO)
The UVLO state in the PMU prevents startup if the initial voltage of the main battery is below the
3.2V threshold. It ensures that the handset is powered-on with the battery in good condition. The
UVLO function is performed by a hysteretic comparator which can ensure the smooth power-on
CKT Confidential Page 16 of 47
Page 17
FLY E185 Service Manual
sequence. In addition, when the battery voltage is getting lower and lower, it will enter UVLO
state and the PMU will be turned-off by itself, except for V
LDO, to prevent further discharging.
rtc
Once the PMU enters UVLO state, it draws low quiescent current. The RTC LDO is still working
until the DDLO disables it.
Deep Discharge Lockout (DDLO)
PMU will enter to the deep discharge lockout (DDLO) state when the battery voltage drops below
2.5V. In this state, the V
LDO will be shutdown. Otherwise, it draws very low quiescent current
rtc
to prevent further discharging or even damage to the cells.
Reset
The PMU contains a reset control circuit which takes effect at both power-up and power-down.
The RESETB pin is held at low in the beginning of power-up and returns to high after the
pre-determined delay time. The delay time is controlled by a large counter, which use clock from
internal ring-oscillator. At power-off, RESETB pin will return to low immediately without any
delay.
3.3.3 Battery Charging Circuit
Battery Charger Flow Chart:
CKT Confidential Page 17 of 47
Page 18
FLY E185 Service Manual
1. Charge Detection
The PMU charger block has a detection circuit that senses the charger plug-in/out and provides the
correct information to the baseband. If CHRIN is over 4.3V, charger detection will be report to
baseband and charger circuit will be enabled. If the CHRIN voltage is over 7V, charger will send
an invalid signal to baseband for further indication. The stop of charging when CHRIN is over 7V
could be achieved by external component.
CKT Confidential Page 18 of 47
Page 19
FLY E185 Service Manual
2. Pre-Charging mode
When the battery voltage is below the CC threshold, the charging status is in the pre-charging
mode. There are two steps in this mode. While the battery voltage is deeply discharged below 2.7V,
a 50mA trickle current is used for charging the battery. This is the pre-CC1 state. When the battery
voltage exceeds 2.7V, the self-calibrated pre-charge mode is enabled, which allows 20mV
(typically) voltage drop across the external current sense resistor. This is the pre-CC2 state. The
pre-charge current in this state can be calculated as:
Typically, I
=100mA with V
CONST
=20mV and R
SENSE
SEN
=0.2Ω.
3. Constant Current Charging Mode
Once the battery voltage has exceeded the CC threshold, a constant current is used for periodical
charging With periodical charging, charger circuit could detect CHRIN state and battery state in
non-charging period. This is called the constant current charging mode. An up-to-800mA constant
charging current could be programmed via the register setting. The relation between the voltage
drop across the external current sense resistor and the charging current is as follows:
Typically, I
=800mA with V
CONST
=160mV and R
SENSE
SEN
=0.2Ω.
Before the battery voltage reaches 4.1V, the charger will be in the constant current charging mode.
4. Full/Constant Voltage Charging Mode
While the batteryvoltagereaches4.1V, a constant current with much shorter period is used for
charging. It could allow more often full battery detection in non-charging period. This is called
full voltage charging mode or constant voltage charging mode in correspondence to a linear
charger. While the battery voltage reaches 4.2V more than the pre-setting times within the limited
charging cycles, the end-of-charging process starts. It may prolong the charging and detecting
period for getting the optimized the full charging volume. This end of charging process is fully
controlled by the baseband and could be easily optimized for different battery pack.
5. Over-Voltage Protection
Once the battery voltage exceeds 4.35V, a hardware over voltage protection (OV) should be
activated and turn off the charger immediately.
6. Watchdog Timer
An internal watchdog timer is used as a protection for charging period control. In the constant
current charging mode or the full voltage charging mode, the baseband must refresh the timer
periodically to keep the charging alive. Once, the watchdog timer out, charger will stop charging.
This provides the time domain protection for charging control.
7. CSDAC
CSDAC is an 8-bit current DAC for current sink. Typically, the step for 1 LSB current sink is
CKT Confidential Page 19 of 47
Page 20
FLY E185 Service Manual
55µA. Hence, the controlled charging current could be calculated as I
= βx 55 µAx
CHR
CSDAC_DATA\[7:0].
8. Current Sense
A current sense circuit measures the voltage difference between VSEN and VBAT, which could be
used as a feedback signal for CSDAC driving control.
Figure 3.3.3-1 Battery Connector
CKT Confidential Page 20 of 47
Page 21
FLY E185 Service Manual
Figure 3.3.3-2 Charging circuit
3.4 Principle of Baseband circuit
3.4.1 Whole introduction of baseband circuit
Figure 3.4.1
MT6236 Function Block Diagram
3.4.2 Memory Management
To provide the greatest capacity for expansion and maximum bandwidth for data intensive
applications such as multimedia features, MT6236 supports up to 3 external memory devices
through 16-bit host interface. High performance devices such as Mobile DDR SDRAM and
Cellular RAM are supported for maximum bandwidth. Traditional devices such as burst flash
and Pseudo SRAM are also supported. For greatest compatibility, the memory interface can also
be used to connect to legacy devices such as Color/Parallel LCD, and multimedia companion
chips are all supported through this interface. To minimize power consumption and ensure low
noise, this interface is designed for flexible I/O voltage and allows lowering of the supply voltage
down to 1.8V.The driving strength is configurable for signal integrity adjustment. The data bus
also employs retention technology to prevent the bus from floating during a turn over.
CKT Confidential Page 21 of 47
Page 22
FLY E185 Service Manual
Figure 3.4.2 Boot sequence
3.4.3 SIM Card interface
The MT6236 contains two dedicated smart card interfaces to allow the MCU to access the two
SIM cards. Each interface can operate via 5terminals. As shown is the Figure 22, SIMVCC,
SIMSEL, SIMRST, SIMCLK and SIMDATA are for one SIM interface, while SIM2VCC,
SIM2SEL, SIM2RST, SIM2CLK and SIM2DATA are for the other one.
Figure SIM Interface Block Diagram:
CKT Confidential Page 22 of 47
Page 23
FLY E185 Service Manual
The SIMVCC is used to control the external voltage supply to the SIM card and SIMSEL
determines the regulated smart card supply voltage. SIMRST is used as the SIM card reset signal.
Besides, SIMDATA and SIMCLK are used for data exchange purpose.
There are two SIM card interface modules to support two SIM cards simultaneously. The SIM
card interface circuitry of PMU meets all ETSI and IMT-2000 SIM interface requirements. It
provides level shifting needs for low voltage GSM controller to communicate with either 1.8V or
3V SIM cards. All SIM cards contain a clock input, a reset input, and a bi-directional data
input/output. The clock and reset inputs to SIM cards are level shifted from the supply of digital
IO (Vio) of baseband to the SIM supply (Vsim). The bi-directional data bus is internal pull high to
Vsim via5KΩ resistor. The 2ndSIM card interface can be used for supporting another SIM card or
mobile TV. The interface pins such as SIO2, SRST2, SCLK2, can be configured as GPIO when
there is no need to use the 2ndSIM card interface. All pins that connect to the SIM card (Vsim,
SRST, SCLK, SIO) withstand over 5kV HBM (human body mode) ESD. In order to ensure proper
ESD protection, careful board layout is required.
Figure 3.4.3 Dual SIM Interface Circuit
CKT Confidential Page 23 of 47
Page 24
FLY E185 Service Manual
3.4.4 Audio frequency circuit
The audio front-end essentially consists of voice and audio data paths. Figure 128shows the block
diagram of the audio front-end. All voice band data paths comply with the GSM 03.50
specification. Mono hands-free audio or external FM radio playback paths are also provided. The
audio stereo path facilitates CD-quality playback, external FM radio, and voice playback through
a headset.
Block diagram of audio front-end
Figure 129 shows the digital circuits block diagram of the audio front-end. The APB register block
is an APB peripheral that stores settings from the MCU. The DSP audio port (DAP) block
interfaces with the DSP for control and data communications. The digital filter block performs
filter operations for voice band and audio band signal processing. The Digital Audio Interface
(DAI) block communicates with the System Simulator for FTA or external Bluetooth modules.
CKT Confidential Page 24 of 47
Page 25
FLY E185 Service Manual
Block diagram of digital circuits of the audio front-end
To communicate with the external Bluetooth module, the master-mode PCM interface and
master-mode I2S/EIAJ interface are supported. The clock of PCM interface is 256 kHz while the
frame sync is 8 kHz. Both long sync and short sync interfaces are supported. The PCM
interface can transmit 16-bit stereo or 32-bit mono 8 kHz sampling rate voice signal. Note that the
serial data changes when the clock is rising and is latched when the clock is falling.
The audio front-end essentially consists of voice and audio data paths. All voice band data paths
comply with the GSM specification. Mono hands-free audio or external FM radio playback paths
are also provided. The audio stereo path facilitates CD-quality playback, external FM radio, and
voice playback through a headset. The APB register block is an APB peripheral that stores settings
form the MCU. The DSP audio port (DAP) block interfaces with the DSP for control and data
communications. The digital filter block performs filter operations for voice band and audio band
signal processing. The digital audio interface (DAI) block communications with the system
simulator for FTA or external Bluetooth modules.
To communicate with the external Bluetooth module, the master-mode PCM interface and
master-mode I2S/EIAJ interface are supported. The clock of PCM interface is 256 kHz while the
frame sync is 8 kHz. Both long sync and short sync interfaces are supported. The PCM interface
can transmit 16-bit stereo or 32-bit mono 8 kHz sampling rate voice signal.
CKT Confidential Page 25 of 47
Page 26
FLY E185 Service Manual
The Audio frequency circuit shows as below:
Figure 3.4.4-1 Microphone circuit
Figure 3.4.4-2 Speaker circuit
CKT Confidential Page 26 of 47
Page 27
FLY E185 Service Manual
Figure 3.4.4-3 Receiver circuit
Figure 3.4.4-4 Earphone circuit (MIC)
Figure 3.4.4-5 Earphone circuit (Receiver)
CKT Confidential Page 27 of 47
Page 28
FLY E185 Service Manual
Figure 3.4.4-6 3.5 mm Audio Jack circuit
3.4.5 LCD display circuit
MT6236 contains a versatile LCD controller which is optimized for multimedia applications. This
controller supports many types of LCD modules and contains a rich feature set to enhance the
functionality.
Figure 3.4.5 LCD circuit
CKT Confidential Page 28 of 47
Page 29
FLY E185 Service Manual
3.4.6 T-Flash card circuit
Figure 3.4.6 T-Flash card interface circuit
3.4.7 5Pin System interface
E185 use a 5Pin Micro USB as the system interface. Pin1 is for VCHG and USB_PWR. Pin2 and
Pin3 are used for Data Transmit (TXD1) and Receive (RXD1), and also controlled by U551 to
switch to UART port, which are used for code download and calibration.
Figure 3.4.7 5 Pin System Interface circuit
CKT Confidential Page 29 of 47
Page 30
FLY E185 Service Manual
3.4.8 FM radio circuit
AR1000 is FM receiving module. FM_ANT is used to receive the radio signal from the antenna,
FM_VCC is the 2.8Vpower supply, GPIO83_FM_32K is the reference clock, GPIO54_FM_SDA
and GPIO55_FM_SCL is control signal from the baseband CPU, FM_INR and FM_INL are the
stereo audio output.
Figure 3.4.8 FM Radio circuit
3.4.9 Camera circuit
MT6236 ISP incorporates a feature rich image signal processor to connect with a variety of image
sensor components. This processor consists of timing generated unit (TG) and lens/sensor
compensation unit and image process unit. Timing generated unit cooperates with master type
image sensor only. That means sensor should send vertical and horizontal signals to TG. TG offers
sensor required data clock and receive sensor Bayer pattern raw data by internal auto
CKT Confidential Page 30 of 47
Page 31
FLY E185 Service Manual
synchronization or external pixel clock synchronization. The main purpose of TG is to create data,
and then generate grabbed area of Bayer data or YUV422/RGB565 data to the lens/sensor
compensation unit. Lens/sensor compensation unit generates compensated raw data to the color
process unit in Bayer raw data input mode. In YUV422/RGB565 input mode, this stage is
bypassed. Color process unit accepts Bayer pattern raw data to YUV422/RGB565 data that is
generated by lens/sensor compensation unit. The output of ISP is YCbCr888 data format which
can be easily encoded by the compress engine. It can be the basic data domain of other data format
translation such as R/G/B domain. The ISP is pipelined, and during processing stages ISP
hardware can auto extract meaningful information for further AE/AF/AWB calculation. These
information are temporary stored on ISP registers or memory and can be read back by MCU.
The Camera circuit shows as below:
Figure 3.4.9 Camera circuit (Front-end and Back-end)
CKT Confidential Page 31 of 47
Page 32
FLY E185 Service Manual
3.4.10 Bluetooth Circuit
Figure 3.4.10 Bluetooth circuit
3.4.11 Vibrator circuit and G sensor
Figure 3.4.11-1 Vibrator circuit
CKT Confidential Page 32 of 47
Page 33
FLY E185 Service Manual
Figure 3.4.11-2 G sensor
Chapter 4: Failure Analysis
Actually, the handset’s main failure cases are:
zPower on problem (No power on, Auto-Power on/off, Phone totally dead, Restart
automatically)
zDisplay problem (No display, LCD backlight malfunction, Segments missing, Black display,
and Contrast malfunction)
z Signal problem (No signal, Weak signal, No signal intermittent)
z Charging problem (No charging)
z Keypad problem (Keypad fault, Keypad disorder)
z Call problem (Drop calls, No incoming audio, No outgoing audio, Can not receive call, Can
not dial out, Bad voice quality, and Low receiving volume)
zOther Function problem (Can not Config, No ringing tone, No vibration, Vibrator abnormity,
Clock fault, Can not read SIM /T-F card, Phone password locked, Can not upgrade software,
Show "high temperature", FM Radio fault)
In the mobile circuit system, all the electrical connecting trace can be divided into three types,
such as power supply trace, controlling trace and signal trace. When analyzing the RF failure case,
for the active circuit we should first check the power supply, then control circuit followed by the
signal flow path to remove the failure step by step. When debugging the RF malfunction, we
CKT Confidential Page 33 of 47
Page 34
FLY E185 Service Manual
should diagnose the RX part first before TX.
4.1 Power on problem
About the power on problem, first, we should confirm the current of the handset, because the
current is very useful for us to analyze the failure. When we connect the handset to DC power
supply, we can clearly read the current of this handset. If the value is much bigger than the normal,
it means this handset must be short circuit (Baseband IC, ESD protection Diode, RF PA, etc.). If
the value is 0mA, it means power supply circuit problem, we can check this circuit step by step
until find out the defective component. If the value is smaller than the normal, it means software
or periphery circuit problem.
What’s more, you can measure the 12-route LDO voltage: VCORE1(0.9V~1.8V),
3.0V/3.3V), VDIG(1.8V). Then measure whether the 26MHZ, 32KHZ output the CLK signal with
right frequency to baseband. If no fault occurs, continue to check FLASH, baseband chip by
download a code, if it can download DA, indicate baseband is normal, otherwise re-soldering the
baseband chip and memory or .replace these chips if all the steps can’t solve the fault.
In the last, no for all of these main chipset need to be check one by one, it depends on the faulty
phenomenon of this handset. Periphery circuit also very important for all of these problems, BTB
connector, I/O connector, USB connector, Battery connector also much problem, these
components are easy to check or replace. So when we faced the faulty handset, we need to follow
the easy circuit first, and then difficult.
Remark: Interrelated components are mainly as below: Baseband chipset (MT6268), MCP Flash,
26MHZ VC TCXO, 32KHZ crystal.
CKT Confidential Page 34 of 47
Page 35
FLY E185 Service Manual
4.2 Display problem
LCD is connected by Solder FPC on the PCB directly. A bad soldering can lead to display failure,
so you can check it with your eyes firstly and then measure the Vcc Pin of LCD with digital
multi-meter. If the soldering is OK, maybe it is the problem of LCM or Main-board. You can
replace the LCM or check the display circuit on the main-board. What’s more, the phone’s
software, LCD setting also can make the display abnormal. So you can re-download the software
and adjust the setting. Otherwise, you need to replace the Baseband IC.
4.3 Charging problem
For charging issue, we need to check the below components to fix it. The components including:
Battery, Charger, Battery CON, Charger CON, 5PIN Micro USB System Interface, PMIC,
Charging circuit and Baseband IC. The software problem also can make the charging fail. So
when you face the charging abnormal issue, you can check these components one by one to find
out the problem and solve it.
4.4 Voice can not be sent or received
This issue often occurs in a mobile phone. You can enter into engineering mode by inputting
*#166*#, and then go to the test item “Receiver”. After press “On” button, you can hear a beep
sound if the receiver is good. Otherwise you need to test its resistance with digital multimeter. The
resistance of Receiver should be 32ohm. If the resistance is much bigger than the normal, it means
the receiver is defective, so you can change it for a good one. Secondly, in the test list item, select
another test item “echo” and test the MIC. Huff at MIC then there will be an echo at receiver that
shows the microphone is ok. Otherwise you must check the microphone bias circuit, test bias
voltage and output signal, microphone resistance should be 2.2k ohm.
CKT Confidential Page 35 of 47
Page 36
FLY E185 Service Manual
4.5 No voice in Speaker
First you can check whether the audio source can output from baseband chip with a headset. Then
check speaker resistance to confirm whether the resistance of Speaker is 8ohm. If not, it means the
speaker is broken. Otherwise you need to check the Audio PA circuit to find out the problem. After
repaired, you can test it on engineering mode again. By the way, E185 speaker is solder on the
main-board.
4.6 T-Flash card failure
T-Flash card circuit is very simple, so you must pay more attention to the card socket to check
whether it is soldered well.
4.7 Can not download software
There are many reasons that can lead to download failure. First of all, you must make sure that the
download procedure is correct. You can follow the instruction in the chapter below. There are
many kinds of phenomenon when the problem occurs:
9PC can’t recognize the phone
Change for another download cable and try again. Otherwise, you need to check whether the
PINs of the system interface are broken. If everything is ok, please re-solder or replace the
corresponding I/O connector and baseband CPU.
9Download tool hangs when downloading
You need to check the corresponding FLASH chip, baseband chip and trace between
baseband CPU and FLASH.
CKT Confidential Page 36 of 47
Page 37
FLY E185 Service Manual
4.8 FM radio failure
If the FM can not work well, please check whether the power supply, clock signal, audio output
signal is working normally, then re-solder the FM chip AR1000.
4.9 Signal problem
RF failure often occurs in calibration or capability test, the best diagnostic method is to use
wireless universal tester, spectrum analyzer and signal source matched with META tool to test it.
Corresponding components with the RF receiving mainly are: Antenna switch, Saw filters,
matching circuit etc. You need to check whether one of them is bad soldering or damaged. If
power received is too low maybe the RF circuit is cut off, you need to check saw filter, matching
circuit, antenna switch, and control signal etc. If the bit error is too high, it maybe because of the
saw filter is not qualified.
RF transmitting circuit associated components is mainly as below: Baseband MT6236, RF
transceiver (GSM AD6548), Attenuator, RF PA & Antenna switch, etc. Main test items including
power value, power vs. time, modulation and switch spectrum etc. The current consumption when
transmitting RF signal is about 200mA. So if the current is too low, it means the PA doesn’t work
properly, you need to change it for a new one.
Chapter 5: Update Manual and FAQ
5.1 Preparations before Update
Item Description Remarks
MTK_AllInOne_DA.binDownload Agent file
Upgrade file list
CKT Confidential Page 37 of 47
ScatVIVI.txt Scatter-downloading file
VIVI-S0A_1V8_CKT_
L2EN_103_110309
Mobile Terminal bin file
Page 38
FLY E185 Service Manual
Battery for VIVI It gives the power to Mobile phone.
PL2303 Prolific Driver Driver version must be 2.0.5.111 or higher
Upgrade cable “PL-2303 Driver Installer” must be installing.
Upgrade Tools list
Personal Computer (PC)
5.2 USB Cable Driver Install
Recommended PC HW requirements:
• Computer processor: Pentium 700 MHz or
higher
• RAM 256 MB or higher
• Disk space 100-200 MB or higher
Supported operating systems:
• Windows 2000 Service Pack 3 or higher
• Windows XP Service Pack 2 or higher
Step one: Find the file of “PL2303 Prolific Driver Installer” package path, and then select the
right package for your system. (Attention: Do not connect the cable with PC, when you install the
“PL2303 Prolific Driver”.)
Ste p t wo : After the PL2303 Prolific Driver install completely, you can connect the cable with PC
now. And the bottom of PC screen will pop up some information about new hardware install
process. When it displays the information of “Your new hardware is installed and ready to use”, it
means the COM port already install successfully.
Figure 5.2-1: New Hardware Install process
CKT Confidential Page 38 of 47
Page 39
FLY E185 Service Manual
Figure 5.2-2: COM port Number of “Prolific USB-to-Serial”
Step three: Connect the mobile phone with upload cable. (Attention: Do not power on the phone
at this moment)
Figure 5.2-3: Hardware Structure of Software Upgrade
CKT Confidential Page 39 of 47
Page 40
FLY E185 Service Manual
5.3 Upgrade Procedure
Attention: For using the Flash tool to download software for handset, you must keep the battery
have enough power to support the download process. Otherwise, maybe the handset’s memory
will be broken by the suddenly interrupted. Or the RF parameter will be losing by the unfinished
upgrade process.
Step one: Run the “Flash tool.exe”, then you can see the window as(Error prompt would pop-up
when you run “Flash tool” for the first time, you can just click “OK” to skip it.)
Figure 5.3-1: Flash Tool Download window
Ste p t wo : Click the shortcuts icon “Download Agent” File, choose “MTK_AllInOne_DA.bin” in
a pop-up window. Then click the shortcuts icon “Scatter-files”, choose “ScatVIVI.txt”, which is
enclosed with the Software package.
CKT Confidential Page 40 of 47
Page 41
FLY E185 Service Manual
Figure 5.3-2: Download Agent File Setting
Figure 5.3-3: Scatter File Setting
Step three: After select the “scatVIVI”, all of the files which need to be downloading are listed in
the window.
CKT Confidential Page 41 of 47
Page 42
FLY E185 Service Manual
Figure 5.3-4: Download *.bin File Setting
Ste p f o u r : Click “Options”: Firstly, select the right “COM port” in use. Secondly, select “Format
FAT (Auto)…”. At last, click “Backup and Restore (No action)” and then select “Backup--->
Download/Format---> Restore”.
Figure 5.3-5: COM Port Setting
CKT Confidential Page 42 of 47
Page 43
FLY E185 Service Manual
Figure 5.3-6: “Format FAT(AUTO)” Setting
Figure 5.3-7: “Backup and Restore” Setting
Step five: Click “Download”, and thenpower on the phone. The progress bar will move and
begin downloading. You need to wait for a few minutes.
CKT Confidential Page 43 of 47
Page 44
FLY E185 Service Manual
Figure 5.3-9: Download process
Step six: Downloading succeeds when the below picture occurs.
Figure 5.3-10: Downloading succeed
CKT Confidential Page 44 of 47
Page 45
FLY E185 Service Manual
5.4 FAQ
Case one: How to confirm the downloading already successful?
Solution: When the below picture pop-up, it means the download process already successful.
Case two: What should we do, when the download process is fail and mobile can’t power on?
Solution:
Firstly, using the same download tool “Flash_Tool” to download the same software again.
Secondly, using the “Maui META” tool to restore the Calibration data;
Thirdly, using the “IMEI Write Tool” to re-write the IMEI to the mobile terminal;
Case three: What should we do, when the downloading process is completely?
Solution:
You should check the “Calibration data” and “IMEI” were lost or not. Otherwise you should
restore the calibration data or re-write the IMEI.
Case four: How to make sure the Service cable (Download USB Cable) already install
completely?
Solution:
You can go to “Device Manger”Æ “Ports (COM & LPT)”, there will be a Prolific USB-to-Serial
Comm Port (COM?)
6.1 Disassembling and assembling
Step 1: remove the battery Step2: Remove the battery:
CKT Confidential Page 45 of 47
Page 46
FLY E185 Service Manual
Step3: wheel the screws Step 4: disassembling the bottom cover
Step 5: Disconnect the touch screen FPC Step6: Take out the main board
Step7: Remove the speaker and vibrator Step7: Remove the camera
CKT Confidential Page 46 of 47
Page 47
FLY E185 Service Manual
E185 Mainly components as following,
TIP:
1. Reversing the disassembling procedure is the assembling process.
2. After modifying the power key, please pay attention to the “POWER KEY” board:
CKT Confidential Page 47 of 47
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.