5
4
3
2
1
First International Computer,Inc
HW Design Team II
D D
Page Description
PAGE 01 Title
Board name : Mother Board Schematic
Project Code : P0931E
PAGE 02 Block diargram
PAGE 03 CPU DMI/PEG/FDI (1)
PAGE 04 CPU CLK/MISC/JTAG (2)
PAGE 05 CPU DDR3 (3)
PAGE 06 CPU POWER (4)
Project : PCA40D (Calpella Platform)
PAGE 07 CPU Graphic Power (5)
PAGE 08 CPU Ground (6)
Version : 0.2
C C
Initial Date :
PAGE 09 CPU Reserved (7)
PAGE 10 Thermal/Fan Control
PAGE 11 Clock Generator
PAGE 12 DDR3 SDRAM SO-DIMM0
PAGE 13 DDR3 SDRAM SO-DIMM1
PAGE 14 PCH HDA/JTAG/SATA (1)
PAGE 15 PCH PCI-E/SMBUS/CLK (2)
PAGE 16 PCH DMI/FDI/GPIO (3)
PAGE 17 PCH LVDS/DDI (4)
PAGE 18 PCH PCI/USB/NVRAM (5)
PAGE 19 PCH GPIO/NCTF/RSVD (6)
PAGE 20 PCH POWER (7)
PAGE 21 PCH POWER (8)
PAGE 22 PCH Ground (9)
PAGE 23 Reset Circuit
B B
Leader Sign by: Jimmy Chang
PAGE 24 M92-S2 PCIE Graphic (1)
PAGE 25 M92-S2 Main IO (2)
PAGE 26 M92-S2 DP Power (3)
Drawing by : Keith Cheng
PAGE 27 M92-S2 Ground (4)
PAGE 28 M92-S2 Power (5)
PAGE 31 Graphic Memory GDDR
PAGE 32 LVDS /LCD CNN
PAGE 33 CRT
PAGE 34 HDMI CNN
PAGE 35 Card Reader AU6433-GEF
PAGE 36 Audio ALC 272 + APA2068
PAGE 37 Audio CN /Int. Speaker
PAGE 38 LAN RTL 8103EL/8111DL
PAGE 39 Transfomer
PAGE 40 NEW CARD ( Express Card)
PAGE 41 Mini Card (Wirless LAN)
PAGE 42 Mini Card (HSDPA)
PAGE 43 USB/eSATA+USB
PAGE 44 HDD /ODD /Int. KB /SW
PAGE 45 WEB-CAM /BT /MDC /MMB
PAGE 46 Led /LID /GLIDE PAD
PAGE 47 EC IT8512E
PAGE 48 Power Block
PAGE 49 ACIN /BATIN / DCIN
PAGE 50 Charger
PAGE 51 3/5 VDDA/S/M
PAGE 52 1.5VDDS/M 0.75 VDDS
PAGE 53 1.1VDDM_VTT/1.05VDDM
PAGE 54 CPU Core Power
PAGE 55 Gfx VGA Power
PAGE 56 VGA_CORE / 1.8vddm
PAGE 57 DB USB /RJ11 Board
PAGE 58 DB MMB Board
PAGE 29 M92-S2 Memory I/F (6)
Total confirm by:
PAGE 30 Switchable Graphic MUX
A A
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
Size Document Number Rev
http://hobi-elektronika.net
5
4
3
2
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
Title(P0931E)
1
15 8 Thursday, September 03, 2009
0.2
of
5
4
3
2
1
PCA40D Block Diagram :
.ELW!
.ELW!
.ELW! .ELW!
63,
63,
63, 63,
)ODVK
)ODVK
)ODVK )ODVK
9%,26
9%,26
D D
㪞㪛㪛㪩㪊
㪞㪛㪛㪩㪊
㪞㪛㪛㪩㪊 㪞㪛㪛㪩㪊
9%,26 9%,26
$7,
32x32Mb
㪞㪛㪛㪩㪊
㪞㪛㪛㪩㪊
㪞㪛㪛㪩㪊 㪞㪛㪛㪩㪊
32x32Mb
&57
'6XE3LQ
C C
08;
/9'67R
3DQHO
Aspect Ratio 16:9
1366 x 768
+'0,
&211(&725
B B
06SLQ
R/G /B
H / VSYNC
DDC
08;
(&.%&
,7(,7
/4)33LQ
㪪㪤㪙㪆㩷㪠㪥㪫 㪤㪘㪫㪩㪠㪯
A A
㪪㪤㪙㪆㩷㪠㪥㪫 㪪㪤㪙㪆㩷㪠㪥㪫
㪤㪘㪫㪩㪠㪯
㪤㪘㪫㪩㪠㪯 㪤㪘㪫㪩㪠㪯
3&,(*UDSKLFV
3&,(*UDSKLFV
3&,(*UDSKLFV 3&,(*UDSKLFV
[
[
[ [
CKD Supports Gen 2
ARD Supports Gen 1 ONLY
Data Pair x 3
CLK Pair x 1
CTL Signals
Main Link x 4
Auxiliary
HPD
08;
㪧㪪㪉 㪪㪤㪙㪆㩷㪠㪥㪫
㪧㪪㪉 㪧㪪㪉
㪪㪧㪠
㪪㪧㪠 㪧㪪㪉
㪪㪧㪠 㪪㪧㪠
$UUDQGDOH
$UUDQGDOH
$UUDQGDOH $UUDQGDOH
21/<
21/<
21/< 21/<
R/G /B
H / VSYNC
DDC
Data Pair x 3
CLK Pair x 1
CTL Signals
TMDS x 4
DDC
HPD
㪣㪧㪚
㪣㪧㪚
㪣㪧㪚 㪣㪧㪚
Clarksfield / Arrandale
G1 Socket/rPGA 988 Pin
㪝㪛㪠㩷
㪝㪛㪠㩷
㪝㪛㪠㩷 㪝㪛㪠㩷
㪚㪩㪫
㪚㪩㪫
㪚㪩㪫 㪚㪩㪫
dGPU_SELx#
㪣㪭㪛㪪㩷
㪣㪭㪛㪪㩷
㪣㪭㪛㪪㩷 㪣㪭㪛㪪㩷
㪚㪿㪸㫅㫅㪼㫃㩷㪘
㪚㪿㪸㫅㫅㪼㫃㩷㪘
㪚㪿㪸㫅㫅㪼㫃㩷㪘 㪚㪿㪸㫅㫅㪼㫃㩷㪘
㪛㪛㪠㩷
㪛㪛㪠㩷
㪛㪛㪠㩷 㪛㪛㪠㩷
㪧㫆㫉㫋㩷㪚
㪧㫆㫉㫋㩷㪚
㪧㫆㫉㫋㩷㪚 㪧㫆㫉㫋㩷㪚
63,)ODVK
63,)ODVK
63,)ODVK 63,)ODVK
0():
0():
0(): 0():
%,26
%,26
%,26 %,26
0%!
0%!
0%! 0%!
Intel
Processor
㪧㪜㪚㪠
㪧㪜㪚㪠
㪧㪜㪚㪠 㪧㪜㪚㪠
,QWHO
,EH[3HDN0
3&+
)&%*$
PP[PP
3LQ
㪪㪧㪠
㪪㪧㪠
㪪㪧㪠 㪪㪧㪠
$XGLR&RGHF
5HDOWHN
$/&
'0,
'0,
'0, '0,
%DQQGZLGWK
%DQQGZLGWK
%DQQGZLGWK %DQQGZLGWK
*
*
* *
7;*5;
7;*5;
7;*5; 7;*5;
*
*
* *
㪪㪘㪫㪘
㪪㪘㪫㪘
㪪㪘㪫㪘 㪪㪘㪫㪘
㪬㪪㪙
㪬㪪㪙
㪬㪪㪙 㪬㪪㪙
㪤㪜
㪤㪜
㪤㪜㪤㪜
㪧㪚㪠㪜
㪧㪚㪠㪜
㪧㪚㪠㪜 㪧㪚㪠㪜
㪟㪛㪘
㪟㪛㪘
㪟㪛㪘 㪟㪛㪘
'XDO&KDQQHO''5#
'XDO&KDQQHO''5#
'XDO&KDQQHO''5# 'XDO&KDQQHO''5#
9
9
9 9
CKD Supports DDR3 800/1067/1333
ARD Supports DDR3 800/1067 ONLY
㪪㪘㪫㪘㩷㪞㪼㫅㩷㪈㩷㩽㩷㪞㪼㫅㩷㪉
㪪㪘㪫㪘㩷㪞㪼㫅㩷㪈㩷㩽㩷㪞㪼㫅㩷㪉
㪪㪘㪫㪘㩷㪞㪼㫅㩷㪈㩷㩽㩷㪞㪼㫅㩷㪉 㪪㪘㪫㪘㩷㪞㪼㫅㩷㪈㩷㩽㩷㪞㪼㫅㩷㪉
%7
%7
%7 %7
0RGXOH
0RGXOH
0RGXOH 0RGXOH
㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇
㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇
㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇 㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇
86%
86%
86% 86%
&211
&211
&211 &211
㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇
㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇
㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇 㪬㪪㪙㩷㪈㪅㪇㩷㪆㩷㪉㪅㪇
:L)L!
:L)L! :L)L!
0,1,
0,1,
0,1, 0,1,
&$5'
&$5'
&$5' &$5'
+DOI6L]H
+DOI6L]H
+DOI6L]H +DOI6L]H
5-
5-
5- 5-
&211
&211
&211 &211
5-
5- 5-
&211
&211
&211 &211
)3
)3
)3 )3
0RGXOH
0RGXOH
0RGXOH 0RGXOH
(;35(66
(;35(66
(;35(66 (;35(66
&$5'
&$5'
&$5' &$5'
㪧㪚㪠㪜㩷㪞㪼㫅㩷㪈
㪧㪚㪠㪜㩷㪞㪼㫅㩷㪈
㪧㪚㪠㪜㩷㪞㪼㫅㩷㪈 㪧㪚㪠㪜㩷㪞㪼㫅㩷㪈
Port 9
Port 12
Port 3 Port 1 Port 2
0'&
0'& 5-
0'& 0'&
,093
9&25(B&38
9&25(BL*38
㪪㪦㪛㪠㪤㪤㪈
㪪㪦㪛㪠㪤㪤㪇
㪪㪦㪛㪠㪤㪤㪇
㪪㪦㪛㪠㪤㪤㪇 㪪㪦㪛㪠㪤㪤㪇
Port 0 Port 4 Port 5
㪟㪛㪛
㪟㪛㪛
㪟㪛㪛 㪟㪛㪛
Port 10 Port 11
+6'3$!
+6'3$! :L)L!
+6'3$! +6'3$!
Port 4
5HDOWHN
57/(/
57/'/
/4)3
/4)3
/4)3 /4)3
3LQ
3LQ
3LQ 3LQ
㪪㪦㪛㪠㪤㪤㪈
㪪㪦㪛㪠㪤㪤㪈 㪪㪦㪛㪠㪤㪤㪈
㪦㪛㪛
㪦㪛㪛
㪦㪛㪛 㪦㪛㪛
86%
86%
86% 86%
&211
&211
&211 &211
Port 4 Port 8 Port 5 Port 3
0,1,
0,1,
0,1, 0,1,
&$5'
&$5'
&$5' &$5'
)XOO6L]H
)XOO6L]H
)XOO6L]H )XOO6L]H
6,0
6,0
6,0 6,0
&DUG
&DUG
&DUG &DUG
&211
&211
&211 &211
㪛㫀㪾㫀㫋㪸㫃㩷㪤㫀㪺
㪛㫀㪾㫀㫋㪸㫃㩷㪤㫀㪺
㪛㫀㪾㫀㫋㪸㫃㩷㪤㫀㪺 㪛㫀㪾㫀㫋㪸㫃㩷㪤㫀㪺
(6$7$
(6$7$
(6$7$ (6$7$
86%
86%
86% 86%
Port 0
Port 2
:(%&$0
:(%&$0
:(%&$0 :(%&$0
'LJLWDO
'LJLWDO
'LJLWDO 'LJLWDO
0,&
0,&
0,& 0,&
$/&25
$/&25
$/&25 $/&25
$8*()
$8*()
$8*() $8*()
4)1
4)1
4)1 4)1
3LQ
3LQ
3LQ 3LQ
,1
,1
,1 ,1
&DUG5HDGHU
&DUG5HDGHU
&DUG5HDGHU &DUG5HDGHU
㪤㪤㪙
㪤㪤㪙 㪤㪤㪙
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
㪠㫅㫋㪅㩷㪪㫇㪼㪸㫂㪼㫉
2
㪠㫅㫋㪅㩷㪪㫇㪼㪸㫂㪼㫉
㪠㫅㫋㪅㩷㪪㫇㪼㪸㫂㪼㫉 㪠㫅㫋㪅㩷㪪㫇㪼㪸㫂㪼㫉
㪈㪅㪌㪮㩷㫏㩷㪉
㪈㪅㪌㪮㩷㫏㩷㪉
㪈㪅㪌㪮㩷㫏㩷㪉 㪈㪅㪌㪮㩷㫏㩷㪉
Title
Size Document Number Rev
C
Date: Sheet
㪞㫃㫀㪻㪼㩷㪧㪸㪻
㪠㫅㫋㪅㩷㪢㪙 㪤㪤㪙
㪠㫅㫋㪅㩷㪢㪙 㪠㫅㫋㪅㩷㪢㪙
5
㪞㫃㫀㪻㪼㩷㪧㪸㪻 㪠㫅㫋㪅㩷㪢㪙
㪞㫃㫀㪻㪼㩷㪧㪸㪻 㪞㫃㫀㪻㪼㩷㪧㪸㪻
4
63,
63,
63, 63,
)ODVK
)ODVK
)ODVK )ODVK
(&
(&
(& (&
0%!
0%!
0%! 0%!
㪟㪧
㪜㫏㫋㪅㩷㪤㫀㪺㩷㪠㫅
㪜㫏㫋㪅㩷㪤㫀㪺㩷㪠㫅 㪜㫏㫋㪅㩷㪤㫀㪺㩷㪠㫅
㪟㪧 㪜㫏㫋㪅㩷㪤㫀㪺㩷㪠㫅
㪟㪧 㪟㪧
http://hobi-elektronika.net
3
([W$03
$3$
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
Block Diagram(P0931E)
1
25 8 Thursday, September 03, 2009
0.2
of
5
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪤㪠㪃㪧㪜㪞㪃㪝㪛㪠㩷㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪤㪠㪃㪧㪜㪞㪃㪝㪛㪠㩷㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪤㪠㪃㪧㪜㪞㪃㪝㪛㪠㩷㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪤㪠㪃㪧㪜㪞㪃㪝㪛㪠㩷㪀
D D
DMI_TXN0 [16]
DMI_TXN1 [16]
DMI_TXN2 [16]
DMI_TXN3 [16]
DMI_TXP0 [16]
DMI_TXP1 [16]
DMI_TXP2 [16]
DMI_TXP3 [16]
DMI_RXN0 [16]
DMI_RXN1 [16]
DMI_RXN2 [16]
DMI_RXN3 [16]
DMI_RXP0 [16]
DMI_RXP1 [16]
DMI_RXP2 [16]
C C
To PCH (P2P)
Refer to PDG P.79
Arrandale
ONLY
B B
DMI_RXP3 [16]
FDI_TXN[7:0] [16]
FDI_TXP[7:0] [16]
FDI_FSYNC0 [16]
FDI_FSYNC1 [16]
FDI_INT [16]
FDI_LSYNC0 [16]
FDI_LSYNC1 [16]
FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7
FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7
4
A24
C23
B22
A21
B24
D23
B23
A22
D24
G24
F23
H23
D25
F24
E23
G23
E22
D21
D19
D18
G21
E19
F21
G18
D22
C21
D20
C18
G22
E20
F20
G19
F17
E17
C17
F18
D17
U11A
DMI_RX#[0]
DMI_RX#[1]
DMI_RX#[2]
DMI_RX#[3]
DMI_RX[0]
DMI_RX[1]
DMI_RX[2]
DMI_RX[3]
DMI_TX#[0]
DMI_TX#[1]
DMI_TX#[2]
DMI_TX#[3]
DMI_TX[0]
DMI_TX[1]
DMI_TX[2]
DMI_TX[3]
FDI_TX#[0]
FDI_TX#[1]
FDI_TX#[2]
FDI_TX#[3]
FDI_TX#[4]
FDI_TX#[5]
FDI_TX#[6]
FDI_TX#[7]
FDI_TX[0]
FDI_TX[1]
FDI_TX[2]
FDI_TX[3]
FDI_TX[4]
FDI_TX[5]
FDI_TX[6]
FDI_TX[7]
FDI_FSYNC[0]
FDI_FSYNC[1]
FDI_INT
FDI_LSYNC[0]
FDI_LSYNC[1]
mPGA989B
DMI Intel(R) FDI
PCI EXPRESS -- GRAPHICS
PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO
PEG_RBIAS
PEG_RX#[0]
PEG_RX#[1]
PEG_RX#[2]
PEG_RX#[3]
PEG_RX#[4]
PEG_RX#[5]
PEG_RX#[6]
PEG_RX#[7]
PEG_RX#[8]
PEG_RX#[9]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
PEG_RX#[13]
PEG_RX#[14]
PEG_RX#[15]
PEG_RX[0]
PEG_RX[1]
PEG_RX[2]
PEG_RX[3]
PEG_RX[4]
PEG_RX[5]
PEG_RX[6]
PEG_RX[7]
PEG_RX[8]
PEG_RX[9]
PEG_RX[10]
PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[14]
PEG_RX[15]
PEG_TX#[0]
PEG_TX#[1]
PEG_TX#[2]
PEG_TX#[3]
PEG_TX#[4]
PEG_TX#[5]
PEG_TX#[6]
PEG_TX#[7]
PEG_TX#[8]
PEG_TX#[9]
PEG_TX#[10]
PEG_TX#[11]
PEG_TX#[12]
PEG_TX#[13]
PEG_TX#[14]
PEG_TX#[15]
PEG_TX[0]
PEG_TX[1]
PEG_TX[2]
PEG_TX[3]
PEG_TX[4]
PEG_TX[5]
PEG_TX[6]
PEG_TX[7]
PEG_TX[8]
PEG_TX[9]
PEG_TX[10]
PEG_TX[11]
PEG_TX[12]
PEG_TX[13]
PEG_TX[14]
PEG_TX[15]
B26
A26
B27
A25
K35
J34
J33
G35
G32
F34
F31
D35
E33
C33
D32
B32
C31
B28
B30
A31
J35
H34
H33
F35
G33
E34
F32
D34
F33
B33
D31
A32
C30
A28
B29
A30
L33
M35
M33
M30
L31
K32
M29
J31
K29
H30
H29
F29
E28
D29
D27
C26
L34
M34
M32
L30
M31
K31
M28
H31
K28
G30
G29
F28
E27
D28
C27
C25
3
$OO&203XVHPLOVWUDFHZLGWKIRUURXWLQJOHVVWKDQPLOV
RUPLOVWUDFHZLGWKIRUURXWLQJEHWZHHQDQGPLOV
.HHSPLOVVSDFLQJWRRWKHUVLJQDOVWRPLQLPL]HFURVVWDON
PEG_IRCOMP_R
EXP_RBIAS
CPU_PEG_TXN15
CPU_PEG_TXN14
CPU_PEG_TXN13
CPU_PEG_TXN12
CPU_PEG_TXN11
CPU_PEG_TXN10
CPU_PEG_TXN9
CPU_PEG_TXN8
CPU_PEG_TXN7
CPU_PEG_TXN6
CPU_PEG_TXN5
CPU_PEG_TXN4
CPU_PEG_TXN3
CPU_PEG_TXN2
CPU_PEG_TXN1
CPU_PEG_TXN0
CPU_PEG_TXP15
CPU_PEG_TXP14
CPU_PEG_TXP13
CPU_PEG_TXP12
CPU_PEG_TXP11
CPU_PEG_TXP10
CPU_PEG_TXP9
CPU_PEG_TXP8
CPU_PEG_TXP7
CPU_PEG_TXP6
CPU_PEG_TXP5
CPU_PEG_TXP4
CPU_PEG_TXP3
CPU_PEG_TXP2
CPU_PEG_TXP1
CPU_PEG_TXP0
R123 49.9ȍ 1% 1/16W SMT0402 LR
R122 RES 750ȍ 1% 1/16W SMT0402 LR
C186 0.1uF 10V 10% SMT0402 X5R LR
C182 0.1uF 10V 10% SMT0402 X5R LR
C183 0.1uF 10V 10% SMT0402 X5R LR
C170 0.1uF 10V 10% SMT0402 X5R LR
C168 0.1uF 10V 10% SMT0402 X5R LR
C166 0.1uF 10V 10% SMT0402 X5R LR
C164 0.1uF 10V 10% SMT0402 X5R LR
C161 0.1uF 10V 10% SMT0402 X5R LR
C158 0.1uF 10V 10% SMT0402 X5R LR
C156 0.1uF 10V 10% SMT0402 X5R LR
C143 0.1uF 10V 10% SMT0402 X5R LR
C154 0.1uF 10V 10% SMT0402 X5R LR
C141 0.1uF 10V 10% SMT0402 X5R LR
C152 0.1uF 10V 10% SMT0402 X5R LR
C139 0.1uF 10V 10% SMT0402 X5R LR
C150 0.1uF 10V 10% SMT0402 X5R LR
C185 0.1uF 10V 10% SMT0402 X5R LR
C179 0.1uF 10V 10% SMT0402 X5R LR
C181 0.1uF 10V 10% SMT0402 X5R LR
C169 0.1uF 10V 10% SMT0402 X5R LR
C167 0.1uF 10V 10% SMT0402 X5R LR
C165 0.1uF 10V 10% SMT0402 X5R LR
C162 0.1uF 10V 10% SMT0402 X5R LR
C159 0.1uF 10V 10% SMT0402 X5R LR
C148 0.1uF 10V 10% SMT0402 X5R LR
C155 0.1uF 10V 10% SMT0402 X5R LR
C142 0.1uF 10V 10% SMT0402 X5R LR
C153 0.1uF 10V 10% SMT0402 X5R LR
C140 0.1uF 10V 10% SMT0402 X5R LR
C151 0.1uF 10V 10% SMT0402 X5R LR
C138 0.1uF 10V 10% SMT0402 X5R LR
C149 0.1uF 10V 10% SMT0402 X5R LR
PEG_RXN15
PEG_RXN14
PEG_RXN13
PEG_RXN12
PEG_RXN11
PEG_RXN10
PEG_RXN9
PEG_RXN8
PEG_RXN7
PEG_RXN6
PEG_RXN5
PEG_RXN4
PEG_RXN3
PEG_RXN2
PEG_RXN1
PEG_RXN0
PEG_RXP15
PEG_RXP14
PEG_RXP13
PEG_RXP12
PEG_RXP11
PEG_RXP10
PEG_RXP9
PEG_RXP8
PEG_RXP7
PEG_RXP6
PEG_RXP5
PEG_RXP4
PEG_RXP3
PEG_RXP2
PEG_RXP1
PEG_RXP0
PEG_TXN15
PEG_TXN14
PEG_TXN13
PEG_TXN12
PEG_TXN11
PEG_TXN10
PEG_TXN9
PEG_TXN8
PEG_TXN7
PEG_TXN6
PEG_TXN5
PEG_TXN4
PEG_TXN3
PEG_TXN2
PEG_TXN1
PEG_TXN0
PEG_TXP15
PEG_TXP14
PEG_TXP13
PEG_TXP12
PEG_TXP11
PEG_TXP10
PEG_TXP9
PEG_TXP8
PEG_TXP7
PEG_TXP6
PEG_TXP5
PEG_TXP4
PEG_TXP3
PEG_TXP2
PEG_TXP1
PEG_TXP0
2
PEG_RXN[15:0] [24]
PEG_RXP[15:0] [24]
PEG_TXN[15:0] [24]
PEG_TXP[15:0] [24]
To ATI M92/96 (P2P)
PEG La ne Numbers Reversed
Refer to PDG P.59
Lane R eversal :
CFG3 have to Pull-Down
Pls refer P.9
1
A A
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
Size Document Number Rev
http://hobi-elektronika.net
5
4
3
2
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
PROCESSOR DMI/PGE/FDI(P0931E)
1
35 8 Thursday, September 03, 2009
0.2
of
5
4
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪚㪣㪢㪃㪤㪠㪪㪚㪃㪡㪫㪘㪞㩷㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪚㪣㪢㪃㪤㪠㪪㪚㪃㪡㪫㪘㪞㩷㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪚㪣㪢㪃㪤㪠㪪㪚㪃㪡㪫㪘㪞㩷㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪚㪣㪢㪃㪤㪠㪪㪚㪃㪡㪫㪘㪞㩷㪀
3
2
1
D D
H_COMP3
H_COMP2
H_COMP1
H_COMP0
H_CATERR#
Layout note:Zo=50 ohm,
15'' max for PECI
H_PROCHOT# Comes from EC
have to "OD" type
C C
VTTPWRGOOD Comes from EC
should be level shift to 1.1VDDM_VTT
㪡㪫㪘㪞
㪡㪫㪘㪞
B B
A A
㪡㪫㪘㪞 㪡㪫㪘㪞
㪤㪘㪧㪧㪠㪥㪞
㪤㪘㪧㪧㪠㪥㪞
㪤㪘㪧㪧㪠㪥㪞 㪤㪘㪧㪧㪠㪥㪞
XDP_TDI_R XDP_TDI
XDP_TDO_M XDP_TDO
XDP_TDI_M
XDP_TDO_R
Scan Chain
(Default)
CPU Only
GMCH Only
XDP_DBRESET#
XDP_TMS
XDP_TDI_R
XDP_PREQ#
XDP_TRST#
XDP_TCLK
R197 0ȍ 5% 1/16W SMT0402 LR
R199 0ȍ 5% 1/16W SMT0402 LR(NU)
R198
0ȍ 5% 1/16W SMT0402 LR
R217 0ȍ 5% 1/16W SMT0402 LR(NU)
R218 0ȍ 5% 1/16W SMT0402 LR
STUFF -> R197, R198, R218
NO STUFF -> R199, R217
STUFF -> R197, R199
NO STUFF -> R198, R217, R218
STUFF -> R217, R218
NO STUFF -> R197, R198, R199
R219 1Kȍ 5% 1/16W SMT0402 LR
R227 51ȍ 5% 1/16W SMT0402 LR(NU)
R216 51ȍ 5% 1/16W SMT0402 LR(NU)
R196 51ȍ 5% 1/16W SMT0402 LR(NU)
R226 51ȍ 5% 1/16W SMT0402 LR
R200 51ȍ 5% 1/16W SMT0402 LR(NU)
0420 Add EC path
H_PROCHOT# [47,54]
H_PM_SYNC [16]
PM_DRAM_PWRGD [16]
3VDDM
1.1VDDM_VTT
H_PECI [19]
H_THRMTRIP# [19]
TP6
H_CPUPWRGD [19]
H_VTTPWRGD [23]
PLTRST# [18,24,38,40,41,42,47]
PDG V1.5 Update
Voltage Divider Ratio
1.1VDDM_VTT_PWRGD [23,47,53]
V0.2 change to 1.1s_PGD
TP21
1
H_PROCHOT#_D
R221
SHW 0 5% 1/16W 0402
H_THRMTRIP#_R
R215
SHW 0 5% 1/16W 0402
TP4
1
H_CPURST#_R
TP5
1
SYS_AGENT_PWROK
R190
1
R187
R205
SHW 0 5% 1/16W 0402
VDDPWRGOOD_R
SHW 0 5% 1/16W 0402
TP3
1
PLT_RST#_R
1.5Kȍ 1% 1/16W SMT0402 LR
R220 750ȍ 1% 1/16W SMT0402 LR
㪧㪮㪩㪞㪦㪦㪛㩷㪧㪬㪣㪣
㪧㪮㪩㪞㪦㪦㪛㩷㪧㪬㪣㪣
㪧㪮㪩㪞㪦㪦㪛㩷㪧㪬㪣㪣 㪧㪮㪩㪞㪦㪦㪛㩷㪧㪬㪣㪣
㪬㪧
㪬㪧
㪬㪧 㪬㪧
MoW WW14 Update
Voltage Divider Ratio
3VDDA
C1088 0.1uF 10V 10% SMT0402 X5R LR
1.5VDDM_PWRGD [23]
V0.2 0813
BLOOCK 5
3.3.4 SM_DRAMPWROK to Procssor Should Be Held Low during S3
AND gate is used to provide DRAMPWRGD signal to CPU during S3 exit
1
2
DL-IC NC7S08P5X_NL SC70 5PIN FAIRCHILD LR
U11B
AT23
COMP3
AT24
COMP2
G16
COMP1
AT26
COMP0
AH24
SKTOCC#
AK14
CATERR#
AT15
PECI
AN26
PROCHOT#
AK15
THERMTRIP#
AP26
RESET_OBS#
AL15
PM_SYNC
AN14
VCCPWRGOOD_1
AN27
VCCPWRGOOD_0
AK13
SM_DRAMPWROK
AM15
VTTPWRGOOD
AM26
TAPPWRGOOD
AL14
RSTIN#
mPGA989B
U66
5 3
R1037
4
RES 1.5Kȍ 1% 1/16W SMT0402 LR
1.5M_1.1M_PWRGD [52]
MISC THERMAL
CLOCKS
DDR3
MISC
PWR MANAGEMENT
JTAG & BPM
DDR_1.5_VDDQ
V0.2 0813 Change NET
V0.2 0813 Change to NU
R188
RES 1.1Kȍ 1% 1/16W SMT0402 LR(NU)
VDDPWRGOOD_R
V0.2 0813 Change to 750 ohm
R211
RES 750ȍ 1% 1/16W SMT0402 LR
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
SM_DRAMRST#
PM_EXT_TS#[0]
PM_EXT_TS#[1]
BCLK
BCLK#
BCLK_ITP
BCLK_ITP#
PEG_CLK
PEG_CLK#
SM_RCOMP[0]
SM_RCOMP[1]
SM_RCOMP[2]
PRDY#
PREQ#
TRST#
TDI_M
TDO_M
DBR#
BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
BPM#[4]
BPM#[5]
BPM#[6]
BPM#[7]
A16
B16
AR30
AT30
E16
D16
A18
A17
SM_RCOMP_0
SM_RCOMP_1
SM_RCOMP_2
PM_EXTTS#[0]
PM_EXTTS#[1]
PM_EXTTS#[0]
PM_EXTTS#[1]
H_CATERR#
H_PROCHOT#_D
H_CPURST#_R
XDP_TDO_R
CPUDRAM_RST
R212
XDP_PREQ#
XDP_TCLK
XDP_TMS
XDP_TRST#
XDP_TDI_R
XDP_TDO_R
XDP_TDI_M
XDP_TDO_M
XDP_DBRESET#
㪧㪬㫃㫃㩷㪬㪧
㪧㪬㫃㫃㩷㪬㪧
㪧㪬㫃㫃㩷㪬㪧 㪧㪬㫃㫃㩷㪬㪧
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
SHW 0 5% 1/16W 0402
1
1
1
R191
R192
R193 12.4Kȍ 1% 1/16W SMT0402 LR(NU)
R189 49.9ȍ 1% 1/16W SMT0402 LR
R214 68ȍ 5% 1/16W SMT0402 LR
R225 68ȍ 5% 1/16W SMT0402 LR(NU)
R233 51ȍ 5% 1/16W SMT0402 LR
F6
AL1
AM1
AN1
AN15
AP15
AT28
AP27
AN28
TCK
AP28
TMS
AT27
AT29
TDI
AR27
TDO
AR29
AP29
AN25
AJ22
AK22
AK24
AJ24
AJ25
AH22
AK23
AH23
0312 add follow check list
http://hobi-elektronika.net
5
4
3
0311
PDG V1.5 Update
TP12
1
BCLK_CPU_P [19]
BCLK_CPU_N [19]
TP13
1
CLK_EXP_P [15]
CLK_EXP_N [15]
CLK_DP_P [15]
CLK_DP_N [15]
V0.2 0813 CHANGE NET
FOR S3 power reduce
V0.2 0813 DELETE NET(R213)
PM_EXTTS#1_R [12,13]
TP20
TP8
TP7
0311
PDG V1.5 Update
V0.2 0813 SM_DRAMRST# Should Be Held High during S3
1Kȍ 5% 1/16W SMT0402 LR
R1035
CPUDRAM_RST
100Kȍ 1% 1/16W SMT0402 LR
BLOCK 3 and BLOCK6
fet is uded to isolate DDR RESET from CPU to memory during suspend
Use a 3.3V SUS well GPIO form PCH or 3.3V GPIO form embedded controller
0ȍ 5% 1/16W SMT0402 LR(NU)
Q125
TRANS M-FET-N BSS138_NL 50V 0.22A SOT-23 3PIN FAIRCHILD LR
R1036
1.1VDDM_VT T
10Kȍ 5% 1/16W SMT0402 LR
10Kȍ 5% 1/16W SMT0402 LR
1.1VDDM_VTT
DDR_1.5_VDDQ [7,23]
1.5VDDS [7,12,13,52]
1.1VDDM_VTT [6,7,19,20, 21,53,5 4]
DDR_1.5_VDDQ
3VDDA
3VDDA [14,15,16,18,19,21,23,32,38,40,41,42,43,45,46,47,51,52]
1.5VDDS
1.1VDDM_VT T
3VDDM
3VDDM [10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
2
$OO&203XVHPLOVWUDFHZLGWKIRUURXWLQJOHVVWKDQPLOV
RUPLOVWUDFHZLGWKIRUURXWLQJEHWZHHQDQGPLOV
.HHSPLOVVSDFLQJWRRWKHUVLJQDOVWRPLQLPL]HFURVVWDON
DDR_1.5_VDDQ
3VDDA
1.5VDDS
1.1VDDM_VT T
3VDDM
R1034
S
VGS<1.5V
G
C1087
0.047uF 16V 10% SMT0402 X5R LR
0821 R1087 change from 470pF to 47nF
㪚㪦㪤㪧㪜㪥㪪㪘㪫㪠㪦㪥
㪚㪦㪤㪧㪜㪥㪪㪘㪫㪠㪦㪥
㪚㪦㪤㪧㪜㪥㪪㪘㪫㪠㪦㪥 㪚㪦㪤㪧㪜㪥㪪㪘㪫㪠㪦㪥
㪧㫉㫆㪺㪼㫊㫊㫆㫉
㪧㫉㫆㪺㪼㫊㫊㫆㫉
㪧㫉㫆㪺㪼㫊㫊㫆㫉 㪧㫉㫆㪺㪼㫊㫊㫆㫉
H_COMP0
H_COMP1
H_COMP2
H_COMP3
㪛㪛㪩㪊㩷
㪛㪛㪩㪊㩷
㪛㪛㪩㪊㩷 㪛㪛㪩㪊㩷
SM_RCOMP_2
SM_RCOMP_1
SM_RCOMP_0
Title
Size Document Number Rev
C
Date: Sheet
1.5VDDS
D
R195 49.9ȍ 1% 1/16W SMT0402 LR
R125 49.9ȍ 1% 1/16W SMT0402 LR
R224 20ȍ 1% 1/16W SMT0402 LR
R194 20ȍ 1% 1/16W SMT0402 LR
R208 130 ȍ 1% 1/16W SMT0402 LR
R207 24.9ȍ 1% 1/16W SMT0402 LR
R206 100ȍ 1% 1/16W SMT0402 LR
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
DDR3_DRAMRST# [12,13]
DRAMRST_CNTRL_PCH [12,13,19]
PCA40D (Intel Calpella +AMD GPU M92 -S2)
PROCESSOR CLK/MISC/JTAG(P0931E)
1
45 8 Thursday, September 03, 2009
0.2
of
5
4
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪛㪩㪊㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪛㪩㪊㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪛㪩㪊㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪛㪛㪩㪊㪀
3
2
1
D D
M_A_DQ[63:0] [12]
C C
B B
M_A_CAS# [12]
M_A_RAS# [12]
M_A_W E# [12]
M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_
A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63
M_A_BS0 [12]
M_A_BS1 [12]
M_A_BS2 [12]
AM10
AR11
AT11
AP12
AM12
AN12
AM13
AT14
AT12
AR14
AP14
AJ10
AL10
AK12
AK11
AL11
AL13
U11C
AA6
SA_CK[0]
AA7
SA_CK#[0]
P7
A10
SA_DQ[0]
C10
SA_DQ[1]
C7
SA_DQ[2]
A7
SA_DQ[3]
B10
SA_DQ[4]
D10
SA_DQ[5]
E10
SA_DQ[6]
A8
SA_DQ[7]
D8
SA_DQ[8]
F10
SA_DQ[9]
E6
SA_DQ[10]
F7
SA_DQ[11]
E9
SA_DQ[12]
B7
SA_DQ[13]
E7
SA_DQ[14]
C6
SA_DQ[15]
H10
SA_DQ[16]
G8
SA_DQ[17]
K7
SA_DQ[18]
J8
SA_DQ[19]
G7
SA_DQ[20]
G10
SA_DQ[21]
J7
SA_DQ[22]
J10
SA_DQ[23]
L7
SA_DQ[24]
M6
SA_DQ[25]
M8
SA_DQ[26]
L9
SA_DQ[27]
L6
SA_DQ[28]
K8
SA_DQ[29]
N8
SA_DQ[30]
P9
SA_DQ[31]
AH5
SA_DQ[32]
AF5
SA_DQ[33]
AK6
SA_DQ[34]
AK7
SA_DQ[35]
AF6
SA_DQ[36]
AG5
SA_DQ[37]
AJ7
SA_DQ[38]
AJ6
SA_DQ[39]
SA_DQ[40]
AJ9
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
AK8
SA_DQ[44]
AL7
SA_DQ[45]
SA_DQ[46]
AL8
SA_DQ[47]
AN8
SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
AM9
SA_DQ[52]
AN9
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]
SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]
AC3
SA_BS[0]
AB2
SA_BS[1]
U7
SA_BS[2]
AE1
SA_CAS#
AB3
SA_RAS#
AE9
SA_WE#
SA_CKE[0]
Y6
SA_CK[1]
Y5
SA_CK#[1]
P6
SA_CKE[1]
AE2
SA_CS#[0]
AE8
SA_CS#[1]
AD8
SA_ODT[0]
AF9
SA_ODT[1]
M_A_DM0
B9
SA_DM[0]
SA_DM[1]
SA_DM[2]
SA_DM[3]
SA_DM[4]
SA_DM[5]
SA_DM[6]
SA_DM[7]
SA_DQS#[0]
SA_DQS#[1]
SA_DQS#[2]
SA_DQS#[3]
SA_DQS#[4]
SA_DQS#[5]
SA_DQS#[6]
SA_DQS#[7]
SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]
DDR SYSTEM MEMORY A
SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]
D7
H7
M7
AG6
AM7
AN10
AN13
C9
F8
J9
N9
AH7
AK9
AP11
AT13
C8
F9
H9
M9
AH8
AK10
AN11
AR13
Y3
W1
AA8
AA3
V1
AA9
V8
T1
Y9
U6
AD4
T2
U3
AG8
T3
V9
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15
M_CLK_DDR0 [12]
M_CLK_DDR#0 [12]
M_CKE0 [12]
M_CLK_DDR1 [12]
M_CLK_DDR#1 [12]
M_CKE1 [12]
M_CS#0 [12]
M_CS#1 [12]
M_ODT0 [12]
M_ODT1 [12]
M_A_DM[7:0] [12]
M_A_DQS#[7:0] [12]
M_A_DQS[7:0] [12]
M_A_A[15:0] [12]
M_B_DQ[63:0] [13]
M_B_CAS# [13]
M_B_RAS# [13]
M_B_W E# [13]
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63
M_B_BS0 [13]
M_B_BS1 [13]
M_B_BS2 [13]
AR10
AT10
U11D
W8
SB_CK[0]
W9
SB_CK#[0]
B5
SB_DQ[0]
A5
SB_DQ[1]
C3
SB_DQ[2]
B3
SB_DQ[3]
E4
SB_DQ[4]
A6
SB_DQ[5]
A4
SB_DQ[6]
C4
SB_DQ[7]
D1
SB_DQ[8]
D2
SB_DQ[9]
F2
SB_DQ[10]
F1
SB_DQ[11]
C2
SB_DQ[12]
F5
SB_DQ[13]
F3
SB_DQ[14]
G4
SB_DQ[15]
H6
SB_DQ[16]
G2
SB_DQ[17]
J6
SB_DQ[18]
J3
SB_DQ[19]
G1
SB_DQ[20]
G5
SB_DQ[21]
J2
SB_DQ[22]
J1
SB_DQ[23]
J5
SB_DQ[24]
K2
SB_DQ[25]
L3
SB_DQ[26]
M1
SB_DQ[27]
K5
SB_DQ[28]
K4
SB_DQ[29]
M4
SB_DQ[30]
N5
SB_DQ[31]
AF3
SB_DQ[32]
AG1
SB_DQ[33]
AJ3
SB_DQ[34]
AK1
SB_DQ[35]
AG4
SB_DQ[36]
AG3
SB_DQ[37]
AJ4
SB_DQ[38]
AH4
SB_DQ[39]
AK3
SB_DQ[40]
AK4
SB_DQ[41]
AM6
SB_DQ[42]
AN2
SB_DQ[43]
AK5
SB_DQ[44]
AK2
SB_DQ[45]
AM4
SB_DQ[46]
AM3
SB_DQ[47]
AP3
SB_DQ[48]
AN5
SB_DQ[49]
AT4
SB_DQ[50]
AN6
SB_DQ[51]
AN4
SB_DQ[52]
AN3
SB_DQ[53]
AT5
SB_DQ[54]
AT6
SB_DQ[55]
AN7
SB_DQ[56]
AP6
SB_DQ[57]
AP8
SB_DQ[58]
AT9
SB_DQ[59]
AT7
SB_DQ[60]
AP9
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]
AB1
SB_BS[0]
W5
SB_BS[1]
R7
SB_BS[2]
AC5
SB_CAS#
Y7
SB_RAS#
AC6
SB_WE#
DDR SYSTEM MEMORY - B
SB_CKE[0]
SB_CK[1]
SB_CK#[1]
SB_CKE[1]
SB_CS#[0]
SB_CS#[1]
SB_ODT[0]
SB_ODT[1]
SB_DM[0]
SB_DM[1]
SB_DM[2]
SB_DM[3]
SB_DM[4]
SB_DM[5]
SB_DM[6]
SB_DM[7]
SB_DQS#[0]
SB_DQS#[1]
SB_DQS#[2]
SB_DQS#[3]
SB_DQS#[4]
SB_DQS#[5]
SB_DQS#[6]
SB_DQS#[7]
SB_DQS[0]
SB_DQS[1]
SB_DQS[2]
SB_DQS[3]
SB_DQS[4]
SB_DQS[5]
SB_DQS[6]
SB_DQS[7]
SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]
M3
V7
V6
M2
AB8
AD6
AC7
AD1
M_B_DM0
D4
M_B_DM1
E1
M_B_DM2
H3
M_B_DM3
K1
M_B_DM4
AH1
M_B_DM5
AL2
M_B_DM6
AR4
M_B_DM7
AT8
M_B_DQS#0
D5
M_B_DQS#1
F4
M_B_DQS#2
J4
M_B_DQS#3
L4
M_B_DQS#4
AH2
M_B_DQS#5
AL4
M_B_DQS#6
AR5
M_B_DQS#7
AR8
M_B_DQS0
C5
M_B_DQS1
E3
M_B_DQS2
H4
M_B_DQS3
M5
M_B_DQS4
AG2
M_B_DQS5
AL5
M_B_DQS6
AP5
M_B_DQS7
AR7
M_B_A0
U5
M_B_A1
V2
M_B_A2
T5
M_B_A3
V3
M_B_A4
R1
M_B_A5
T8
M_B_A6
R2
M_B_A7
R6
M_B_A8
R4
M_B_A9
R5
M_B_A10
AB5
M_B_A11
P3
M_B_A12
R3
M_B_A13
AF7
M_B_A14
P5
M_B_A15
N1
M_CLK_DDR2 [13]
M_CLK_DDR#2 [13]
M_CKE2 [13]
M_CLK_DDR3 [13]
M_CLK_DDR#3 [13]
M_CKE3 [13]
M_CS#2 [13]
M_CS#3 [13]
M_ODT2 [13]
M_ODT3 [13]
M_B_DM[7:0] [13]
M_B_DQS#[7:0] [13]
M_B_DQS[7:0] [13]
M_B_A[15:0] [13]
mPGA989B
mPGA989B
A A
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
http://hobi-elektronika.net
5
4
3
1.5VDDS [4,7,12,13,52] 1.5VDDS
1.5VDDS
2
Size Document Number Rev
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
PROCESSOR DDR3(P0931E)
1
55 8 Thursday, September 03, 2009
0.2
of
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪧㪦㪮㪜㪩㪀
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪧㪦㪮㪜㪩㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪧㪦㪮㪜㪩㪀
5
4
㩷
㩷
3
2
1
AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AF35
AF34
AF33
AF32
AF31
AF30
AF29
AF28
AF27
AF26
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
U11F
1.1VDDM_VCCTT
AH14
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
Y35
VCC51
Y34
VCC52
Y33
VCC53
Y32
VCC54
Y31
VCC55
Y30
VCC56
Y29
VCC57
Y28
VCC58
Y27
VCC59
Y26
VCC60
V35
VCC61
V34
VCC62
V33
VCC63
V32
VCC64
V31
VCC65
V30
VCC66
V29
VCC67
V28
VCC68
V27
VCC69
V26
VCC70
U35
VCC71
U34
VCC72
U33
VCC73
U32
VCC74
U31
VCC75
U30
VCC76
U29
VCC77
U28
VCC78
U27
VCC79
U26
VCC80
R35
VCC81
R34
VCC82
R33
VCC83
R32
VCC84
R31
VCC85
R30
VCC86
R29
VCC87
R28
VCC88
R27
VCC89
R26
VCC90
P35
VCC91
P34
VCC92
P33
VCC93
P32
VCC94
P31
VCC95
P30
VCC96
P29
VCC97
P28
VCC98
P27
VCC99
P26
VCC100
CPU CORE SUPPLY
POWER
SENSE LINES
VTT0_1
VTT0_2
VTT0_3
VTT0_4
VTT0_5
VTT0_6
VTT0_7
VTT0_8
VTT0_9
VTT0_10
VTT0_11
VTT0_12
VTT0_13
VTT0_14
VTT0_15
VTT0_16
VTT0_17
VTT0_18
VTT0_19
VTT0_20
VTT0_21
VTT0_22
VTT0_23
VTT0_24
VTT0_25
VTT0_26
VTT0_27
VTT0_28
VTT0_29
VTT0_30
VTT0_31
1.1V RAIL POWER
VTT0_32
VTT0_33
VTT0_34
VTT0_35
VTT0_36
VTT0_37
VTT0_38
VTT0_39
VTT0_40
VTT0_41
VTT0_42
VTT0_43
VTT0_44
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
PROC_DPRSLPVR
CPU VIDS
VTT_SELECT
ISENSE
VCC_SENSE
VSS_SENSE
VTT_SENSE
VSS_SENSE_VTT
AH12
AH11
AH10
J14
J13
H14
H12
G14
G13
G12
G11
F14
F13
F12
F11
E14
E12
D14
D13
D12
D11
C14
C13
C12
C11
B14
B12
A14
A13
A12
A11
1.1VDDM_V T T A _Q P I
AF10
AE10
AC10
AB10
Y10
W10
U10
T10
J12
J11
J16
J15
AN33
PSI#
AK35
AK33
AK34
AL35
AL33
AM33
AM35
AM34
G15
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
H_VID6
PM_DPRSLPVR_R
C136
C135
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
VTT_43
VTT_44
PSI# [54]
H_VID[0:6] [54]
R183
SHW 0 5% 1/16W 0402
H_VTTVID1 [53]
C157
C146
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
TP14
1
TP15
1
VCORE_CPU
AN35
AJ34
AJ35
B15
A15
VSSSENSE_VTT
IMVP_IMON [54]
0423 DLE SHOW PAD
VTTSENSE [53]
R124
0ȍ 5% 1/16W SMT0402 LR(NU)
R173
100ȍ 1% 1/16W SMT0402 LR
R171 100ȍ 1% 1/16W SMT0402 LR
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪬㪥㪚㪦㪩㪜
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪬㪥㪚㪦㪩㪜
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪬㪥㪚㪦㪩㪜 㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪬㪥㪚㪦㪩㪜
㪧㪦㪮㪜㪩
㪧㪦㪮㪜㪩
㪧㪦㪮㪜㪩 㪧㪦㪮㪜㪩
C557
C558
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
PM_DPRSLPVR [54]
VCCSENSE [54]
VSSSENSE [54]
C560
0821 del R120
C210
C559
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)
22uF 6.3V ±20% SMT0805 X5R TDK LR(NU)
22uF 6.3V ±20% SMT0805 X5R TDK LR
C709
C722
Market Segment Identification
VID 2 1 0
100
100
Current Sense Configuration bits
10
1 50A <ICC_CORE_MAX< 60A
VID POC Strap
Reserved "default = 0" should be provided on the motherboard VID 6
DPR SLPV R DPRSLPVR = '1' for IMVP6.5 compliant con t r ol l e r
PSI # Reserved "default = 0" should be provided on the motherboard
Please note that the VTT Rail
Arrandale VTT_SELECT=1 / VTT=1.05V
Clarksfield VTT_SELECT=0 / VTT=1.1V
5RXWH9&&6(16(DQG9666(16(WUDFHVZLGWKPLOVDQGPLOVVSDFLQJ
DWRKPVZLWKPLOVSDFLQJZLWKRWKHUVLJQDOV3ODFH38DQG3'
ZLWKLQLQFKRI&38
C190
C556
C195
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
VID POC Str a p
Arrandale Standard Voltage (SV) 35W Supported
Clarksfield Standard Voltage (SV) 45W Supported
C147
+
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
220uF 2V 20% ESR=9mȍ SMT7343 PANASONIC LR(NU)
VID POC Str a p VID 5 4 3
1.1VDDM_VTT
V0.2 0813 DEL R120
CHANGE TO SPWR
Guide
3x 330uF
7x 0805 22uF Under cavit y of the socket
8x 0805 10uF Edge of t he socket
Schematic
4x 7343 220uF
13x 0805 22uF
11x 0805 10uF
1.1VDDM_VTT
R642
SPWR 0 5% 1/4W 1206
V0.2 0813 DEL R642
CHANGE TO SPWR
1.1VDDM_VTT
R625
SPWR 0 5% 1/16W 0603
R624
SPWR 0 5% 1/16W 0603
V0.2 0813 DEL R625 R624
CHANGE TO SPWR
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪚㪦㪩㪜
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪚㪦㪩㪜
㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪚㪦㪩㪜 㪧㪩㪦㪚㪜㪪㪪㪦㪩㩷㪚㪦㪩㪜
㪧㪦㪮㪜㪩
㪧㪦㪮㪜㪩
VCORE_CPU
C206 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
Guide Bulk 4+2x 470uF x 4+2
D D
Schematic Bulk 6x 7343 220u F
C662 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C646 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C C
㪐㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㪹㪼㫋㫎㪼㪼㫅㩷㫀㫅㪻
㪐㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㪹㪼㫋㫎㪼㪼㫅㩷㫀㫅㪻㫌㪺㫋㫆㫉㩷㪸㫅㪻㩷㫊㫆㪺㫂㪼㫋㩷㫆㫅㩷㫋㫆㫇
㪐㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㪹㪼㫋㫎㪼㪼㫅㩷㫀㫅㪻 㪐㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㪹㪼㫋㫎㪼㪼㫅㩷㫀㫅㪻
㫃㪸㫐㪼㫉
㫃㪸㫐㪼㫉
㫃㪸㫐㪼㫉㫃㪸㫐㪼㫉
C684 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C191 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
B B
㪧㪦㪮㪜㪩 㪧㪦㪮㪜㪩
㪈㪉㫏㩷㪇㪏㪇㪌㩷㪉㪉㫌㪝㩷㫀㫅㫊㫀㪻㪼㩷㪺㪸㫍㫀㫋㫐
㪈㪉㫏㩷㪇㪏㪇㪌㩷㪉㪉㫌㪝㩷㫀㫅㫊㫀㪻㪼㩷㪺㪸㫍㫀㫋㫐
㪈㪉㫏㩷㪇㪏㪇㪌㩷㪉㪉㫌㪝㩷㫀㫅㫊㫀㪻㪼㩷㪺㪸㫍㫀㫋㫐 㪈㪉㫏㩷㪇㪏㪇㪌㩷㪉㪉㫌㪝㩷㫀㫅㫊㫀㪻㪼㩷㪺㪸㫍㫀㫋㫐
52A 18A
C199 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C745 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C196 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C192 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C666 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C202 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C732 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C197 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
㪎㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㫌㫅㪻㪼㫉㩷㪺㪸㫍㫀㫋㫐
㪎㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㫌㫅㪻㪼㫉㩷㪺㪸㫍㫀㫋㫐
㪎㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㫌㫅㪻㪼㫉㩷㪺㪸㫍㫀㫋㫐 㪎㫏㩷㪇㪏㪇㪌㩷㪈㪇㫌㪝㩷㫌㫅㪻㪼㫉㩷㪺㪸㫍㫀㫋㫐
C702 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C719 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C685 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C718 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C701 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C194 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C207 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C200 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C734 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
㫌㪺㫋㫆㫉㩷㪸㫅㪻㩷㫊㫆㪺㫂㪼㫋㩷㫆㫅㩷㫋㫆㫇
㫌㪺㫋㫆㫉㩷㪸㫅㪻㩷㫊㫆㪺㫂㪼㫋㩷㫆㫅㩷㫋㫆㫇 㫌㪺㫋㫆㫉㩷㪸㫅㪻㩷㫊㫆㪺㫂㪼㫋㩷㫆㫅㩷㫋㫆㫇
C205 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C203 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C204 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C221 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C212 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C211 22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
0309 change to 0 OHM (NU)
1.1VDDM_VTT
0330 VID resister change to 1K ohm
0331 VID POC strap change
1Kȍ 5% 1/16W SMT0402 LR(NU)
R235
R238
H_VID0 [54]
A A
H_VID1 [54]
H_VID2 [54]
H_VID3 [54]
H_VID4 [54]
H_VID5 [54]
H_VID6 [54]
PSI# [54]
PM_DPRSLPVR [54]
1Kȍ 5% 1/16W SMT0402 LR
R234
5
1Kȍ 5% 1/16W SMT0402 LR(NU)
R237
1Kȍ 5% 1/16W SMT0402 LR
1Kȍ 5% 1/16W SMT0402 LR
R244
1Kȍ 5% 1/16W SMT0402 LR(NU)
R243
R249
1Kȍ 5% 1/16W SMT0402 LR
R248
1Kȍ 5% 1/16W SMT0402 LR(NU)
1Kȍ 5% 1/16W SMT0402 LR(NU)
R253
1Kȍ 5% 1/16W SMT0402 LR
R252
4
mPGA989B
R259
1Kȍ 5% 1/16W SMT0402 LR
R258
1Kȍ 5% 1/16W SMT0402 LR(NU)
1Kȍ 5% 1/16W SMT0402 LR(NU)
R265
R255
1Kȍ 5% 1/16W SMT0402 LR(NU)
1Kȍ 5% 1/16W SMT0402 LR
R264
R254
http://hobi-elektronika.net
1Kȍ 5% 1/16W SMT0402 LR
3
1Kȍ 5% 1/16W SMT0402 LR
R263
0417 ADD
1Kȍ 5% 1/16W SMT0402 LR(NU)
R262
VCORE_CPU [54]
1.1VDDM_VT T [4,7,19,20,21,53,54]
Title
PCA40D (Intel Calpella +AMD GPU M92 -S2)
Size Document Number Rev
C
PROCESSOR POWER(P0931E)
2
Date: Sheet
VCORE_CPU
1.1VDDM_VTT
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
1
VCORE_CPU
1.1VDDM_VTT
65 8 Thursday, September 03, 2009
of
0.2
5
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪘㪧㪟㪠㪚㪪㩷㪧㪦㪮㪜㪩㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪘㪧㪟㪠㪚㪪㩷㪧㪦㪮㪜㪩㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪘㪧㪟㪠㪚㪪㩷㪧㪦㪮㪜㪩㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪘㪧㪟㪠㪚㪪㩷㪧㪦㪮㪜㪩㪀
4
3
2
1
D D
VCORE_IGFX
Guide
2+1x 330uF
2x 0805 22uF Edge of the socket
2x 0603 10uF Edge of the socket
Schematic
3x 7343 220uF
6x 0805 22uF
2x 0805 10uF
C C
15A
C806
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
P-CAP 220uF 2V 2 0% ESR=9mȍ SMT7343 H=1.9mm PANASONIC LR(NU)
+
C244
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
C772
C731
C208
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C243
C240
10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR
C241
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
C778
V0.2 0813 change to SPWR
1.1VDDM_VTT
R573
SPWR 0 5% 1/4W 1206
C533
22uF 6.3V ±20% SMT0805 X5R TDK LR
C651
22uF 6.3V ±20% SMT0805 X5R TDK LR(NU)
1.1VDDM_VCC_FDI
1.1VDDM_VCC_PEG_ DM I
1.1VDDM_VTT
B B
R117
SPWR 0 5% 1/4W 1206
C137
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C131
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226M T TDK LR(NU)
C531
22uF 6.3V ±20% SMT0805 X5R C2012X5R0J226MT TDK LR
C145
AT21
AT19
AT18
AT16
AR21
AR19
AR18
AR16
AP21
AP19
AP18
AP16
AN21
AN19
AN18
AN16
AM21
AM19
AM18
AM16
AL21
AL19
AL18
AL16
AK21
AK19
AK18
AK16
AJ21
AJ19
AJ18
AJ16
AH21
AH19
AH18
AH16
J24
J23
H25
K26
J27
J26
J25
H27
G28
G27
G26
F26
E26
E25
U11G
VAXG1
VAXG2
VAXG3
VAXG4
VAXG5
VAXG6
VAXG7
VAXG8
VAXG9
VAXG10
VAXG11
VAXG12
VAXG13
VAXG14
VAXG15
VAXG16
VAXG17
VAXG18
VAXG19
VAXG20
VAXG21
VAXG22
VAXG23
VAXG24
VAXG25
VAXG26
VAXG27
VAXG28
VAXG29
VAXG30
VAXG31
VAXG32
VAXG33
VAXG34
VAXG35
VAXG36
VTT1_45
VTT1_46
VTT1_47
VTT1_48
VTT1_49
VTT1_50
VTT1_51
VTT1_52
VTT1_53
VTT1_54
VTT1_55
VTT1_56
VTT1_57
VTT1_58
mPGA989B
GRAPHICS
FDI PEG & DMI
POWER
VAXG_SENSE
VSSAXG_SENSE
SENSE
LINES
GFX_VID[0]
GFX_VID[1]
GFX_VID[2]
GFX_VID[3]
GFX_VID[4]
GFX_VID[5]
GFX_VID[6]
GFX_VR_EN
GFX_DPRSLPVR
GFX_IMON
GRAPHICS VIDs
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15
VDDQ16
VDDQ17
VDDQ18
DDR3 - 1.5V RAILS
VTT0_59
VTT0_60
VTT0_61
VTT0_62
VTT1_63
VTT1_64
VTT1_65
1.1V 1.8V
VTT1_66
VTT1_67
VTT1_68
VCCPLL1
VCCPLL2
VCCPLL3
AR22
AT22
AM22
AP22
AN22
AP23
AM23
AP24
AN24
AR25
AT25
AM24
DDR_1.5_VDDQ
AJ1
AF1
AE7
AE4
AC1
AB7
AB4
Y1
W7
W4
U1
T7
T4
P1
N7
N4
L1
H1
1.1VDDM_VCCTTA_DDR
P10
N10
L10
K10
1.1VDDM_VCC_SA
J22
J20
J18
H21
H20
H19
1.8VDDM_VCCSFR
L26
L27
M26
VCC_AXG_SENSE [55]
VSS_AXG_SENSE [55]
GFXVR_VID_0 [55]
GFXVR_VID_1 [55]
GFXVR_VID_2 [55]
GFXVR_VID_3 [55]
GFXVR_VID_4 [55]
GFXVR_VID_5 [55]
GFXVR_VID_6 [55]
GFXVR_EN [55]
GFXVR_DPRSLPVR [55]
GFXVR_IMON [55]
6A
C619
C705
10uF 6.3V 10% SMT0805 X5R TDK LR
22uF 6.3V ±20% SMT0805 X5R TDK LR
C522
C632
C641
C691
1uF 6.3V 10% SMT 0603 X5R TDK LR
C656
C542
C521
1uF 6.3V 10% SMT 0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
C541
10uF 6.3V 10% SMT0805 X5R TDK LR(NU)
C650
22uF 6.3V ±20% SMT0805 X5R TDK LR(NU)
C524
C523
2.2uF 6.3V 10% SMT0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
4.7uF 6.3V 10% SMT0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
C525
C726
V0.2 0813 Change to NET
C1089 0.1uF 10V 10% SMT0402 X5R LR
C1090 0.1uF 10V 10% SMT0402 X5R LR
C1091 0.1uF 10V 10% SMT0402 X5R LR
C1092 0.1uF 10V 10% SMT0402 X5R LR
0520 DLE R
JP16 JP_3720
DDR_1.5_VDDQ
220uF 2V 20% ESR=9mȍ SMT7343 PANASONIC LR(NU)
C729
C739
+
22uF 6.3V ±20% SMT0805 X5R TDK LR
22uF 6.3V ±20% SMT0805 X5R TDK LR
Guide
1x 330uF
2x 0805 22uF Edge of the socket
5x 0603 1uF Edge of t he socket
Schematic
1x 7343 220uF
2x 0805 22uF
5x 0603 1uF
0.6A
22uF 6.3V ±20% SMT0805 X5R TDK LR
Guide
1x 0805 2.2uF
2x 0805 1uF
1x 0805 22uF
1x 0603 4.7uF
Schematic
1x 0603 2.2uF
2x 0603 1uF
1x 0805 22uF
1x 0603 4.7uF
JP17 JP_3720
3
8
S
D
2
7
6 1
5
Q126
APM4340KC-TRL 30V 17A SOP-8 8PIN ANPEC LR
4
C1093
1uF 25V 10% SMT0603 X5R TDK LR
V0.2 0813 change to SPWR
1.1VDDM_VT T
R570
SPWR 0 5% 1/8W 0805
0821 R570 change size fro m 1206 to 0805
1.1VDDM_VT T
R572
SPWR 0 5% 1/4W 1206
1.8VDDM
R568
SPWR 0 5% 1/4W 1206
1206 size refer S3_PowerReduce C R B
1.5VDDS DDR_1.5_VDDQ
1.5VDDM
For S3 Power reduce
JP 16 short
1.5VDDS
JP 17 cut off
V0.2 0815 Change control circuit
Q126 can be droop 30mV
DDR_1.5V_ON [52]
DDR_1.5_VDDQ [4,23]
VCORE_IGFX [55]
A A
http://hobi-elektronika.net
5
4
3
2
1.1VDDM_VT T [4,6,19,20,21,53,54]
Title
PCA40D (Intel Calpella +AMD GPU M92 -S2)
Size Document Number Rev
C
PROCESSOR GRAPHIC POWER(P0931E)
Date: Sheet
DDR_1.5_VDDQ
1.5VDDM
1.5VDDM [40,41,42,52,56]
VCORE_IGFX
1.1VDDM_VTT
1.5VDDS
1.5VDDS [4,12,13,52]
1.8VDDM
1.8VDDM [20,30,56]
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
1
DDR_1.5_VDDQ
1.5VDDM
VCORE_IGFX
1.1VDDM_VTT
1.5VDDS
1.8VDDM
75 8 Thursday, September 03, 2009
of
0.2
5
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪦㪬㪥㪛㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪦㪬㪥㪛㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪦㪬㪥㪛㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪞㪩㪦㪬㪥㪛㪀
D D
4
3
2
1
U11H
AT20
VSS1
AT17
VSS2
AR31
VSS3
AR28
VSS4
AR26
VSS5
AR24
VSS6
AR23
VSS7
AR20
VSS8
AR17
VSS9
AR15
VSS10
AR12
VSS11
AR9
VSS12
AR6
VSS13
AR3
VSS14
AP20
VSS15
AP17
VSS16
AP13
VSS17
AP10
VSS18
AP7
VSS19
AP4
VSS20
AP2
VSS21
AN34
VSS22
AN31
VSS23
AN23
VSS24
AN20
VSS25
AN17
VSS26
AM29
VSS27
AM27
C C
B B
AM25
AM20
AM17
AM14
AM11
AK29
AK27
AK25
AK20
AK17
AH35
AH34
AH33
AH32
AH31
AH30
AH29
AH28
AH27
AH26
AH20
AH17
AH13
AG10
AE35
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
AM8
VSS34
AM5
VSS35
AM2
VSS36
AL34
VSS37
AL31
VSS38
AL23
VSS39
AL20
VSS40
AL17
VSS41
AL12
VSS42
AL9
VSS43
AL6
VSS44
AL3
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
AJ31
VSS51
AJ23
VSS52
AJ20
VSS53
AJ17
VSS54
AJ14
VSS55
AJ11
VSS56
AJ8
VSS57
AJ5
VSS58
AJ2
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
AH9
VSS73
AH6
VSS74
AH3
VSS75
VSS76
AF8
VSS77
AF4
VSS78
AF2
VSS79
VSS80
VSS
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
AE34
AE33
AE32
AE31
AE30
AE29
AE28
AE27
AE26
AE6
AD10
AC8
AC4
AC2
AB35
AB34
AB33
AB32
AB31
AB30
AB29
AB28
AB27
AB26
AB6
AA10
Y8
Y4
Y2
W35
W34
W33
W32
W31
W30
W29
W28
W27
W26
W6
V10
U8
U4
U2
T35
T34
T33
T32
T31
T30
T29
T28
T27
T26
T6
R10
P8
P4
P2
N35
N34
N33
N32
N31
N30
N29
N28
N27
N26
N6
M10
L35
L32
L29
L8
L5
L2
K34
K33
K30
U11I
K27
VSS161
K9
VSS162
K6
VSS163
K3
VSS164
J32
VSS165
J30
VSS166
J21
VSS167
J19
VSS168
H35
VSS169
H32
VSS170
H28
VSS171
H26
VSS172
H24
VSS173
H22
VSS174
H18
VSS175
H15
VSS176
H13
VSS177
H11
VSS178
H8
VSS179
H5
VSS180
H2
VSS181
G34
VSS182
G31
VSS183
G20
VSS184
G9
VSS185
G6
VSS186
G3
VSS187
F30
VSS188
F27
VSS189
F25
VSS190
F22
VSS191
F19
VSS192
F16
VSS193
E35
VSS194
E32
VSS195
E29
VSS196
E24
VSS197
E21
VSS198
E18
VSS199
E13
VSS200
E11
VSS201
E8
VSS202
E5
VSS203
E2
VSS204
D33
VSS205
D30
VSS206
D26
VSS207
D9
VSS208
D6
VSS209
D3
VSS210
C34
VSS211
C32
VSS212
C29
VSS213
C28
VSS214
C24
VSS215
C22
VSS216
C20
VSS217
C19
VSS218
C16
VSS219
B31
VSS220
B25
VSS221
B21
VSS222
B18
VSS223
B17
VSS224
B13
VSS225
B11
VSS226
B8
VSS227
B6
VSS228
B4
VSS229
A29
VSS230
A27
VSS231
A23
VSS232
A9
VSS233
VSS
NCTF
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
VSS_NCTF4
VSS_NCTF5
VSS_NCTF6
VSS_NCTF7
AT35
AT1
AR34
B34
B2
B1
A35
mPGA989B
A A
http://hobi-elektronika.net
5
4
3
mPGA989B
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
Size Document Number Rev
C
2
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
PROCESSOR GROUND(P0931E)
1
85 8 Thursday, September 03, 2009
0.2
of
5
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪩㪜㪪㪜㪩㪭㪜㪛㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪩㪜㪪㪜㪩㪭㪜㪛㪀
㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪩㪜㪪㪜㪩㪭㪜㪛㪀 㪘㪩㪩㪘㪥㪛㪘㪣㪜㪆㪚㪣㪘㪩㪢㪝㪠㪜㪣㪛㩷㪧㪩㪦㪚㪜㪪㪪㪦㪩㩿㪩㪜㪪㪜㪩㪭㪜㪛㪀
4
3
2
1
D D
CPU_DIMM0_VREF [12]
CPU_DIMM1_VREF [13]
CFG0
CFG3
CFG4
CFG7
C C
0ȍ 5% 1/16W SMT0402 LR(NU)
R127
R126
0ȍ 5% 1/16W SMT0402 LR(NU)
B B
TP_RSVD17_R
TP_RSVD18_R
AP25
AM30
AM28
AP31
AM31
AN29
AM32
AK32
AK31
AK28
AN30
AN32
AK30
AL25
AL24
AL22
AJ33
AG9
M27
L28
J17
H17
G25
G17
E31
E30
AL32
AL30
AJ28
AJ32
AJ29
AJ30
H16
B19
A19
A20
B20
U9
T9
AC9
AB9
C1
A3
J29
J28
A34
A33
C35
B35
U11E
RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
RSVD7
RSVD8
SA_DIMM_VREF
SB_DIMM_VREF
RSVD11
RSVD12
RSVD13
RSVD14
CFG[0]
CFG[1]
CFG[2]
CFG[3]
CFG[4]
CFG[5]
CFG[6]
CFG[7]
CFG[8]
CFG[9]
CFG[10]
CFG[11]
CFG[12]
CFG[13]
CFG[14]
CFG[15]
CFG[16]
CFG[17]
RSVD_TP_86
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22
RSVD_NCTF_23
RSVD_NCTF_24
RSVD26
RSVD27
RSVD_NCTF_28
RSVD_NCTF_29
RSVD_NCTF_30
RSVD_NCTF_31
mPGA989B
RSVD_NCTF_37
RSVD_NCTF_40
RSVD_NCTF_41
RSVD_NCTF_42
RSVD_NCTF_43
RSVD_NCTF_54
RSVD_NCTF_55
RSVD_NCTF_56
RSVD_NCTF_57
RSVD_TP_59
RSVD_TP_60
RESERVED
RSVD_TP_66
RSVD_TP_67
RSVD_TP_68
RSVD_TP_69
RSVD_TP_70
RSVD_TP_71
RSVD_TP_72
RSVD_TP_73
RSVD_TP_74
RSVD_TP_75
RSVD_TP_76
RSVD_TP_77
RSVD_TP_78
RSVD_TP_79
RSVD_TP_80
RSVD_TP_81
RSVD_TP_82
RSVD_TP_83
RSVD_TP_84
RSVD_TP_85
RSVD32
RSVD33
RSVD34
RSVD35
RSVD36
RSVD38
RSVD39
RSVD45
RSVD46
RSVD47
RSVD48
RSVD49
RSVD50
RSVD51
RSVD52
RSVD53
RSVD58
RSVD62
RSVD63
RSVD64
RSVD65
RSVD32
AJ13
RSVD33
AJ12
AH25
RSVD35
AK26
RSVD36
AL26
AR2
AJ26
AJ27
AP1
RSVD41
AT2
AT3
AR1
AL28
AL29
AP30
AP32
AL27
AT31
AT32
AP33
AR33
AT33
AT34
AP35
AR35
AR32
E15
F15
A2
KEY
D15
C15
AJ15
AH15
AA5
AA4
R8
AD3
AD2
AA2
AA1
R9
AG7
AE3
V4
V5
N2
AD5
AD7
W3
W2
N3
AE5
AD9
AP34
VSS
㪭㪪㪪㩿㪘㪧㪊㪋㪀㩷㪺㪸㫅㩷㪹㪼㩷㫃㪼㪽㫋㩷㪥㪚㩷㫀㫊㩷㪚㪩㪙㩷
㪭㪪㪪㩿㪘㪧㪊㪋㪀㩷㪺㪸㫅㩷㪹㪼㩷㫃㪼㪽㫋㩷㪥㪚㩷㫀㫊㩷㪚㪩㪙㩷㫀㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅㪒
㪭㪪㪪㩿㪘㪧㪊㪋㪀㩷㪺㪸㫅㩷㪹㪼㩷㫃㪼㪽㫋㩷㪥㪚㩷㫀㫊㩷㪚㪩㪙㩷 㪭㪪㪪㩿㪘㪧㪊㪋㪀㩷㪺㪸㫅㩷㪹㪼㩷㫃㪼㪽㫋㩷㪥㪚㩷㫀㫊㩷㪚㪩㪙㩷
㪜㪛㪪㪆㪛㪞㩷㫉㪼㪺㫆㫄㫄㪼㫅㪻㪸㫋
㪜㪛㪪㪆㪛㪞㩷㫉㪼㪺㫆㫄㫄㪼㫅㪻㪸㫋㫀㫆㫅㩷㫋㫆㩷㪞㪥㪛
㪜㪛㪪㪆㪛㪞㩷㫉㪼㪺㫆㫄㫄㪼㫅㪻㪸㫋 㪜㪛㪪㪆㪛㪞㩷㫉㪼㪺㫆㫄㫄㪼㫅㪻㪸㫋
1
1
1
1
1
TP_RSVD64_R
TP_RSVD65_R
TP_RSVD86_R
TP16
TP17
TP18
TP19
TP2
0311
PDG V1.5 Update
0ȍ 5% 1/16W SMT0402 LR(NU)
R210
R209
0ȍ 5% 1/16W SMT0402 LR(NU)
R185 SHW 0 5% 1/16W 0402
㫀㫆㫅㩷㫋㫆㩷㪞㪥㪛
㫀㫆㫅㩷㫋㫆㩷㪞㪥㪛 㫀㫆㫅㩷㫋㫆㩷㪞㪥㪛
㫀㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅㪒
㫀㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅㪒 㫀㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅㪒
㪚㪝㪞㩷㪪㫋㫉㪸㫇㫊㩷㪽㫆㫉㩷㪧㫉㫆㪺㪼㫊㫊㫆㫉
㪚㪝㪞㩷㪪㫋㫉㪸㫇㫊㩷㪽㫆㫉㩷㪧㫉㫆㪺㪼㫊㫊㫆㫉
㪚㪝㪞㩷㪪㫋㫉㪸㫇㫊㩷㪽㫆㫉㩷㪧㫉㫆㪺㪼㫊㫊㫆㫉 㪚㪝㪞㩷㪪㫋㫉㪸㫇㫊㩷㪽㫆㫉㩷㪧㫉㫆㪺㪼㫊㫊㫆㫉
CFG0
R201
RES 3.01Kȍ 1% 1/16W SMT0402 LR(NU)
CFG3
R204
RES 3.01Kȍ 1% 1/16W SMT0402 LR
CFG4
R202
RES 3.01Kȍ 1% 1/16W SMT0402 LR(NU)
R203
CFG7
RES 3.01Kȍ 1% 1/16W SMT0402 LR(NU)
0424
Change to No_Stuff
Due to will with ES2 sample
㪧㫉㫆㪺㪼㫊㫊㫆㫉㩷㪪㫋㫉㪸㫇㫊
㪧㫉㫆㪺㪼㫊㫊㫆㫉㩷㪪㫋㫉㪸㫇㫊
㪧㫉㫆㪺㪼㫊㫊㫆㫉㩷㪪㫋㫉㪸㫇㫊 㪧㫉㫆㪺㪼㫊㫊㫆㫉㩷㪪㫋㫉㪸㫇㫊
&)*
&)*
&)*
6LQJOH3(*
%LIXUFDWLRQHQDEOHG
3(*1RUPDO2SHUDWLRQ
3(*/DQH1XPEHUV5HYHUVHG'HIDXOW
'LVDEOHG1R3K\VLFDO'LVSOD\3RUWDWWDFKHGWR(PEHGHG'LVSOD\3RUW
(QDEOHG$QH[WHUQDO'LVSOD\3RUWGHYLFHLVFRQQHFWHGWRWKH(PEHGHG'LVSOD\3RUW
&)* 6WXII)RU&ODUNVILHOG(6VDPSOH
A A
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
Size Document Number Rev
http://hobi-elektronika.net
5
4
3
2
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
PROCRESS RESERVED(P0931E)
1
95 8 Thursday, September 03, 2009
0.2
of
5
D D
C C
4
㪝㪘㪥㩷㪚㪦㪥㪫㪩㪦㪣
㪝㪘㪥㩷㪚㪦㪥㪫㪩㪦㪣
㪝㪘㪥㩷㪚㪦㪥㪫㪩㪦㪣 㪝㪘㪥㩷㪚㪦㪥㪫㪩㪦㪣
3VDDM 5VDDM
2.2Kȍ 5% 1/16W SMT0402 LR
0413 Pin Reversal
CON WAFER-M TIN SMT H=4.8mm 1ROW 4PIN 1.25mm 0° 5W1.2737C-11400.104 ARC LR
20-22833-01
5VDDM
CN5
125
634
R91
FAN_PWM_CN
㪫㪟㪜㪩㪤㪘㪣㩷㪪㪜㪥㪪㪦㪩
㪫㪟㪜㪩㪤㪘㪣㩷㪪㪜㪥㪪㪦㪩
㪫㪟㪜㪩㪤㪘㪣㩷㪪㪜㪥㪪㪦㪩 㪫㪟㪜㪩㪤㪘㪣㩷㪪㪜㪥㪪㪦㪩
G
D
S
Q39
TRANS M-FET-N BSS138_NL 50V 0.22A SOT-23 3PIN FAIRCHILD LR
3
R93
2.2Kȍ 5% 1/16W SMT0402 LR
3VDDM
R85
1Kȍ 1% 1/16W SMT0402 LR
FAN_PWM [47]
FAN_SPEED [47]
2
0424
Pls Check EC Output Type
Have leakage Path Existed ???
1
V0.2 BOM change to TMP431B
V0.2 0815 CHANGE T O MSOP8
part number : 05-32490-01
U44
MMB_SMCLK [25,45,47]
MMB_SMDAT [25,45,47]
B B
A A
5
4
10mil
8
SCLK
7
SDATA
6
ALRT#
LNR-IC Temperature Sensor TMP431BDGKR 2.7-5.5V MSOP-8 8PIN TI LR
Address : 100 1101
Accuracy:
±1°C (+60°C to +100°C, remote)
±3°C (+60°C t o + 100°C, local)
C858 0.1UF 16V 10% SMT0402 X7R LR
SYS_THRM_VCC
R710
20mil
100ȍ 5% 1/16W SMT0402 LR
1
VCC
THER_S_D+
2
D+
THER_S_D-
3
D-
4 5
THM# GND
B
Q92
TRANS NPN MMBT3904 40V 200mA SOT-23 3PIN PSI LR
3VDDM
E C
http://hobi-elektronika.net
3
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
3VDDM [4,11,12,13,14,15,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
5VDDM [15,17,20,21,30,32,33,34,36,38,43,44,45,46,47,51,53,54,55,56]
2
3VDDM
Title
5VDDM
Size Document Number Rev
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
System Thermal Sensor /Fan CONN(P0931E)
1
10 58 Thursday, September 03, 2009
0.2
of
5
D D
4
㪚㪣㪦㪚㪢㩷㪞㪜㪥㪜㪩㪘㪫㪦㪩
㪚㪣㪦㪚㪢㩷㪞㪜㪥㪜㪩㪘㪫㪦㪩
㪚㪣㪦㪚㪢㩷㪞㪜㪥㪜㪩㪘㪫㪦㪩 㪚㪣㪦㪚㪢㩷㪞㪜㪥㪜㪩㪘㪫㪦㪩
3
2
1
3VDDM
L82 600ȍ ±25% 100MHz 1000mA SMT0603 HCB1608KF-601T10 TAI-TECH LR
C928
10uF 6.3V 10% SMT0805 X5R TDK LR
C971
C935
MO-CAP 0.1UF 16V 10% SM T0402 X7R LR
MO-CAP 0.1UF 16V 10% SM T0402 X7R LR
C969
MO-CAP 0.1UF 16V 10% SM T0402 X7R LR
0424 ADD 10u
C C
1.05VDDM
VDD_CK505
R880
10Kȍ 5% 1/16W SMT0402 LR
VR_PWRGD_CLKEN# [54]
TRANS NPN RT1N441M-T111-1 50V 100mA SC-70 3PIN IDC LR
B B
B
Q105
E C
R853
100Kȍ 1% 1/16W SMT0402 LR
0409 add pull down resister
L86 600ȍ ±25% 100MHz 1000mA SMT0603 HCB1608KF-601T10 TAI-TECH LR
10uF 6.3V 10% SMT0805 X5R TDK LR
C960
33pF 50V 5% SMT0402 NPO LR
C965
FREQ XTL 14.31818MHz SMD 18pF ±30ppm X8A01431AFI1H HARMONY LR
Y7
0821 C953 C960 change from 33pF to 18pF
0827 C953 C960 change from 18pF to 33pF
VDDIO_CLK
C970
0.1uF 10V 10% SMT0402 X5R LR
C953
33pF 50V 5% SMT0402 NPO LR
VDD_CK505
C950
MO-CAP 0.1UF 16V 10% SM T0402 X7R LR
C934
MO-CAP 0.1UF 16V 10% SM T0402 X7R LR
C959
0.1uF 10V 10% SMT0402 X5R LR
CKPWRGD
XTAL_IN
XTAL_OUT
U58
1
VDD48Mhz_3.3
5
VDD_27MHz
17
VDDSRC_3.3
24
VDDCPU_3.3
29
VDDREF_3.3
2
GND48Mhz
9
GND27Mhz
12
GNDSRC
21
GNDCPU
26
GNDREF
15
VDDSRC_IO
18
VDDCPU_IO
25
CLKPWRGD/PD#_3.3
28
X1
27
X2
33
GND
ASIC CLOCK GENERATOR ICS9LRS3199AKLFT MLF 32PIN VER:A IDT LR
CPU_STOP#
CPUT0_LPR
CPUC0_LPR
CPUT1_LPR
CPUC1_LPR
SATAT_LPR
SATAC_LPR
SRCT1_LPR
SRCC1_LPR
DOT96T_LPR
DOT96C_LPR
27MHz_nonSS
27MHz_SS
REF_3L/FSLC_3.3
USB48Mhz
SCLK_3.3
SDATA_3.3
16
23
22
20
19
10
11
13
14
3
4
6
7
30
8
32
31
CK_CPU_STOP#
CLK_27FIX CLK_27FIX
CLK_27SS CLK_27SS
CPU_BSEL CPU_BSEL
CR_48M
VDD_CK505
R881
10Kȍ 5% 1/16W SMT0402 LR(NU)
0424 RESERVE PU
R830 0ȍ 5% 1/16W SMT0402 LR
R831 33ȍ 5% 1/16W SMT0402 LR
R843 33ȍ 5% 1/16W SMT0402 LR
R832 33ȍ 5% 1/16W SMT0402 LR
㪚㪧㪬㩷㪝㫉㪼㫈㪼㫅㪺㫐㩷㪪㫋㫉㪸㫇㫊
㪚㪧㪬㩷㪝㫉㪼㫈㪼㫅㪺㫐㩷㪪㫋㫉㪸㫇㫊
㪚㪧㪬㩷㪝㫉㪼㫈㪼㫅㪺㫐㩷㪪㫋㫉㪸㫇㫊 㪚㪧㪬㩷㪝㫉㪼㫈㪼㫅㪺㫐㩷㪪㫋㫉㪸㫇㫊
CLK_BUF_BCLK_P [15]
CLK_BUF_BCLK_N [15]
CLK_BUF_CKSSCD_P [15]
CLK_BUF_CKSSCD_N [15]
CLK_BUF_EXP_P [15]
CLK_BUF_EXP_N [15]
CLK_BUF_DOT96_P [15]
CLK_BUF_DOT96_N [15]
CLK_GPU_27M [25]
CLK_GPU_27M_SSIN [25]
CLK_BUF_REF14 [15]
CLK_48M_CR [35]
SMB_CLK_M [12,13,15,40,41,42]
SMB_DATA_M [12,13,15,40,41,42]
V0.2 0815 change fro m 33 ohm to 0 ohm
VDD_CK505
0430 ADD CAP for EMI (stuff)
CLK_GPU_27M
CLK_GPU_27M_SSIN
CLK_BUF_REF14
CLK_48M_CR
C924 MO-CAP 5pF 50V ±0.5pF SMT0402 NPO LR
C925 MO-CAP 5pF 50V ±0.5pF SMT0402 NPO LR
C940 MO-CAP 5pF 50V ±0.5pF SMT0402 NPO LR
C926 MO-CAP 5pF 50V ±0.5pF SMT0402 NPO LR
CPU_BSEL
R839
10Kȍ 5% 1/16W SMT0402 LR(NU)
R838
10Kȍ 5% 1/16W SMT0402 LR
0424 ADD PD
0311 change to NU
㪧㫀㫅㪊㪇
㪧㫀㫅㪊㪇 㪚㪧㪬㪶㪇
㪧㫀㫅㪊㪇 㪧㫀㫅㪊㪇
㪇㩷
㪇㩷
A A
㪇㩷㪇㩷
㪈㪈㪈㪈
㪚㪧㪬㪶㪇
㪚㪧㪬㪶㪇 㪚㪧㪬㪶㪇
㪈㪊㪊㪤㪟㫑
㪈㪊㪊㪤㪟㫑
㪈㪊㪊㪤㪟㫑 㪈㪊㪊㪤㪟㫑
㪈㪇㪇㪤㪟㫑
㪈㪇㪇㪤㪟㫑 㪈㪇㪇㪤㪟㫑
㪈㪇㪇㪤㪟㫑 㪈㪇㪇㪤㪟㫑
1.05VDDM [20,21,53]
http://hobi-elektronika.net
5
4
3
㪚㪧㪬㪶㪈
㪚㪧㪬㪶㪈
㪚㪧㪬㪶㪈 㪚㪧㪬㪶㪈
㪈㪊㪊㪤㪟㫑
㪈㪊㪊㪤㪟㫑
㪈㪊㪊㪤㪟㫑 㪈㪊㪊㪤㪟㫑
Default
㪈㪇㪇㪤㪟㫑
㪈㪇㪇㪤㪟㫑 㪈㪇㪇㪤㪟㫑
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
1.05VDDM
3VDDM
3VDDM [4,10,12,13,14,15,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
2
1.05VDDM
3VDDM
Title
Size Document Number Rev
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
Clock Generator (CK505)(P0931E)
1
11 58 Thursday, September 03, 2009
0.2
of
5
㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪇
㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪇
㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪇 㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪇
M_A_A[15:0] [5]
D D
M_A_BS0 [5]
M_A_BS1 [5]
M_A_BS2 [5]
M_CLK_DDR0 [5]
M_CLK_DDR#0 [5]
M_CLK_DDR1 [5]
M_CLK_DDR#1 [5]
M_A_CAS# [5]
M_A_RAS# [5]
M_A_W E# [5]
SMB_CLK_M [11,13,15,40,41,42]
SMB_DATA_M [11,13,15,40,41,42]
M_A_DM[7:0] [5]
C C
M_A_DQS[7:0] [5]
M_A_DQS#[7:0] [5]
1.5VDDS
3VDDM
SPWR 0 5% 1/16W 0603
B B
0309 add resister
R291
0.1uF 10V 10% SMT0402 X5R LR
PM_EXTTS#1_R [4,13]
0.1uF 10V 10% SMT0402 X5R LR
C254
R273 0ȍ 5% 1/16W SMT0402 LR
VREF_DQA
C504
C263
2.2uF 6.3V 10% SMT0603 X5R TDK LR
DDR3_DRAMRST# [4,13]
C509
2.2uF 6.3V 10% SMT0603 X5R TDK LR
M_CS#0 [5]
M_CS#1 [5]
M_CKE0 [5]
M_CKE1 [5]
M_ODT0 [5]
M_ODT1 [5]
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15
SA0_DIM0
SA1_DIM0
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
DDR_VDDPSD_A
EVENT_A
M_VREF
0.1uF 10V 10% SMT0402 X5R LR
C720
C721
2.2uF 6.3V 10% SMT0603 X5R TDK LR
CN10
98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78
109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200
116
120
11
28
46
63
136
153
170
187
12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186
75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
118
123
124
199
77
122
125
198
30
1
126
2
3
8
9
13
14
19
20
25
26
31
32
37
38
43
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15
BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA
ODT0
ODT1
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS0#
DQS1#
DQS2#
DQS3#
DQS4#
DQS5#
DQS6#
DQS7#
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDDSPD
NC1
NC2
NCTEST
EVENT#
RESET#
VREF_DQ
VREF_CA
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
STD TYPE
VSS15
SCKT DDR III SO-DIMM
4
M_A_DQ[63:0] [5]
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS3
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VTT1
VTT2
M_A_DQ0
5
DQ0
M_A_DQ1
7
DQ1
M_A_DQ2
15
DQ2
M_A_DQ3
17
DQ3
M_A_DQ4
4
DQ4
M_A_DQ5
6
DQ5
M_A_DQ6
16
DQ6
M_A_DQ7
18
DQ7
M_A_DQ8
21
DQ8
M_A_DQ9
23
DQ9
M_A_DQ10
33
M_A_DQ11
35
M_A_DQ12
22
M_A_DQ13
24
M_A_DQ14
34
M_A_DQ15
36
M_A_DQ16
39
M_A_DQ17
41
M_A_DQ18
51
M_A_DQ19
53
M_A_DQ20
40
M_A_DQ21
42
M_A_DQ22
50
M_A_DQ23
52
M_A_DQ24
57
M_A_DQ25
59
M_A_DQ26
67
M_A_DQ27
69
M_A_DQ28
56
M_A_DQ29
58
M_A_DQ30
68
M_A_DQ31
70
M_A_DQ32
129
M_A_DQ33
131
M_A_DQ34
141
M_A_DQ35
143
M_A_DQ36
130
M_A_DQ37
132
M_A_DQ38
140
M_A_DQ39
142
M_A_DQ40
147
M_A_DQ41
149
M_A_DQ42
157
M_A_DQ43
159
M_A_DQ44
146
M_A_DQ45
148
M_A_DQ46
158
M_A_DQ47
160
M_A_DQ48
163
M_
A_DQ49
165
M_A_DQ50
175
M_A_DQ51
177
M_A_DQ52
164
M_A_DQ53
166
M_A_DQ54
174
M_A_DQ55
176
M_A_DQ56
181
M_A_DQ57
183
M_A_DQ58
191
M_A_DQ59
193
M_A_DQ60
180
M_A_DQ61
182
M_A_DQ62
192
M_A_DQ63
194
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
0
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
203
204
PAD1
G1
PAD2
G2
DDR_0.75VDDM
3
C252
C257
1uF 6.3V 10% SMT 0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
Guide
4x 0402 1uF (per DIMM)
3x 0805/0603 10uF
Shared between the two DIMMs
Place two capacitors close to the VR
and one between the two DIMMs
Schematic
4x 0603 1uF
3x 0805 10uF
V0.2 0815 Change NET
1.5VDDS
R1038
RES 1Kȍ 0.5% 1/16W SMT0402 LR
RES 1Kȍ 0.5% 1/16W SMT0402 LR
R1039
MoW WW11Update
Removal M2 Method
For Arrandale, M1 should be used.
For Clarksfield, M3 should be used.
0310 design guide 1.5 remove M2
0316 design guide 1.51 M1 M3 support at on time
2
㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾
㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾
㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾 㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾
㪚㪸㫇㪅
㪚㪸㫇㪅
㪚㪸㫇㪅 㪚㪸㫇㪅
1.5VDDS DDR_0.75VDDM
P-CAP 330uF 2V ±20% 9mȍ SMT7343 H=1.9mm PANASONIC LR
C256
C810
1uF 6.3V 10% SMT 0603 X5R TDK LR
C793
1uF 6.3V 10% SMT 0603 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR
㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨
㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨
㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨 㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨
㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅
㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅
㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅 㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅
M1
M3
CPU_DIMM0_VREF [9]
BLOCK 4
V0.2 0815 VREFDQ Should Be Maintained within Spec during S3
FET is uied toisolate VREF form CPU to memory duri ng suspend
SA0_DIM0
SA1_DIM0
C581
+
R544 0ȍ 5% 1/16W SMT0402 LR
R545 0ȍ 5% 1/16W SMT0402 LR(NU)
R1040
100Kȍ 1% 1/16W SMT0402 LR
㪪㪧㪛㩷㩽㩷㪫㪪
㪪㪧㪛㩷㩽㩷㪫㪪
㪪㪧㪛㩷㩽㩷㪫㪪 㪪㪧㪛㩷㩽㩷㪫㪪
㪘㪻㪻㫉㪼㫊㫊
㪘㪻㪻㫉㪼㫊㫊
㪘㪻㪻㫉㪼㫊㫊 㪘㪻㪻㫉㪼㫊㫊
R271 10Kȍ 5% 1/16W SMT0402 LR
R270 10Kȍ 5% 1/16W SMT0402 LR
63'LV[$K
76LV[K
C689
C707
10uF 6.3V 10% SMT0805 X5R TDK LR
C663
10uF 6.3V 10% SMT0805 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR
Guide
1x 12ohm 330uF Place one to each SO-DIM M
6x 0603 10uF (per DIMM)
Schematic
1x 7343 330uF
8x 0805 10uF
4x 0402 0.1uF
S
Q127
TRANS M-FET-N BSS138_NL 50V 0.22A SOT-23 3PIN FAIRCHILD LR
G
C1120
0.047uF 16V 10% SMT0402 X5R LR(NU)
C627
C647
10uF 6.3V 10% SMT0805 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR
VREF_DQA M_VREF_A
V0.2 0815 Change to NU
D
DRAMRST_CNTRL_PCH [4,13,19]
C615
C711
10uF 6.3V 10% SMT0805 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR(NU)
0821 add 47nF CAP
C696
10uF 6.3V 10% SMT0805 X5R TDK LR(NU)
1
C677
0.1uF 10V 10% SMT0402 X5R LR(NU)
C636
0.1uF 10V 10% SMT0402 X5R LR(NU)
C597
0.1uF 10V 10% SMT0402 X5R LR(NU)
C665
0.1uF 10V 10% SMT0402 X5R LR(NU)
㪤㪼㫄㫆㫉㫐
㪤㪼㫄㫆㫉㫐
A A
㪤㪼㫄㫆㫉㫐 㪤㪼㫄㫆㫉㫐
㪚㪿㪸㫅㫅㪼㫃
㪚㪿㪸㫅㫅㪼㫃
㪚㪿㪸㫅㫅㪼㫃 㪚㪿㪸㫅㫅㪼㫃
㪚㪿㪸㫅㫅㪼㫃㩷㪘
㪚㪿㪸㫅㫅㪼㫃㩷㪙
5
㪪㫀㪾㫅㪸㫃
㪪㫀㪾㫅㪸㫃
㪪㫀㪾㫅㪸㫃 㪪㫀㪾㫅㪸㫃
㪥㪸㫄㪼㫊
㪥㪸㫄㪼㫊
㪥㪸㫄㪼㫊 㪥㪸㫄㪼㫊
㪛㪨㪲㪈㪌㪃㩷㪊㪉㪃㩷㪋㪏㪃㪌㪋㪴㪃
㪛㪤㪲㪌㪴
㪛㪨㪲㪈㪍㪃㩷㪈㪏㪃㪊㪍㪃㩷㪋㪉㪃㩷㪌㪍㪃
㪌㪎㪃㩷㪍㪇㪃㩷㪍㪈㪃㩷㪍㪉㪴
㪛㪼㫊㫀㪾㫅
㪛㪼㫊㫀㪾㫅
㪛㪼㫊㫀㪾㫅 㪛㪼㫊㫀㪾㫅
㪩㫌㫃㪼
㪩㫌㫃㪼
㪩㫌㫃㪼 㪩㫌㫃㪼
㪩㪼㫈㫌㫀㫉㪼㫊㩷㫄㫀㫅㫀㫄㫌㫄㩷
㫊㫇㪸㪺㫀㫅㪾㩷㫎㫀㫋㪿㩷㪸㫃㫃㩷㫆㫋㪿㪼㫉㩷㫊㫀㪾㫅㪸㫃㫊㪃
㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸
㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸
㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸 㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸
㫊㫀㪾㫅㪸㫃㫊㪅
㫊㫀㪾㫅㪸㫃㫊㪅
㫊㫀㪾㫅㪸㫃㫊㪅 㫊㫀㪾㫅㪸㫃㫊㪅
㪈㪉㫄㫀㫃㫊
㪈㪉㫄㫀㫃㫊
㪈㪉㫄㫀㫃㫊 㪈㪉㫄㫀㫃㫊
4
http://hobi-elektronika.net
3
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
M_VREF
M_VREF [13,52]
3VDDM
3VDDM [4,10,11,13,14,15,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
1.5VDDS
1.5VDDS [4,7,13,52]
DDR_0.75VDDM [13,52]
DDR_0.75VDDM
2
M_VREF
3VDDM
1.5VDDS
DDR_0.75VDDM
Title
Size Document Number Rev
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
DDR III SDRAM SO-DIMM0(P0931E)
1
12 58 Thursday, September 03, 2009
0.2
of
5
㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪈
㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪈
㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪈 㪛㪛㪩㩷㪠㪠㪠㩷㪪㪛㪩㪘㪤㩷㪪㪦㪄㪛㪠㪤㪤㪈
4
3
2
㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾
㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾
㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾 㪛㪼㪺㫆㫌㫇㫃㫀㫅㪾
㪚㪸㫇㪅
㪚㪸㫇㪅
㪚㪸㫇㪅 㪚㪸㫇㪅
1
M_B_A[15:0] [5]
D D
M_B_BS0 [5]
M_B_BS1 [5]
M_B_BS2 [5]
M_CLK_DDR2 [5]
M_CLK_DDR#2 [5]
M_CLK_DDR3 [5]
M_CLK_DDR#3 [5]
M_B_CAS# [5]
M_B_RAS# [5]
M_B_W E# [5]
SMB_CLK_M [11,12,15,40,41,42]
SMB_DATA_M [11,12,15,40,41,42]
M_B_DM[7:0] [5]
C C
M_B_DQS[7:0] [5]
M_B_DQS#[7:0] [5]
1.5VDDS
3VDDM
B B
0309 add resister
SPWR 0 5% 1/16W 0603
R671
PM_EXTTS#1_R [4,12]
M_VREF
C794
0.1uF 10V 10% SMT0402 X5R LR
R268 0ȍ 5% 1/16W SMT0402 LR
VREF_DQB
C93
0.1uF 10V 10% SMT0402 X5R LR
C728
0.1uF 10V 10% SMT0402 X5R LR
0515 RF REQ CAP
C788
2.2uF 6.3V 10% SMT0603 X5R TDK LR
DDR3_DRAMRST# [4,12]
C89
2.2uF 6.3V 10% SMT0603 X5R TDK LR
C724
2.2uF 6.3V 10% SMT0603 X5R TDK LR
M_CS#2 [5]
M_CS#3 [5]
M_CKE2 [5]
M_CKE3 [5]
M_ODT2 [5]
M_ODT3 [5]
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15
A0_DIM1
S
SA1_DIM1
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
DDR_VDDPSD_B
EVENT_B
CN9
98
A0
97
A1
96
A2
95
A3
92
A4
91
A5
90
A6
86
A7
89
A8
85
A9
107
A10/AP
84
A11
83
A12/BC#
119
A13
80
A14
78
A15
109
BA0
108
BA1
79
BA2
114
S0#
121
S1#
101
CK0
103
CK0#
102
CK1
104
CK1#
73
CKE0
74
CKE1
115
CAS#
110
RAS#
113
WE#
197
SA0
201
SA1
202
SCL
200
SDA
116
ODT0
120
ODT1
11
DM0
28
DM1
46
DM2
63
DM3
136
DM4
153
DM5
170
DM6
187
DM7
12
DQS0
29
DQS1
47
DQS2
64
DQS3
137
DQS4
154
DQS5
171
DQS6
188
DQS7
10
DQS0#
27
DQS1#
45
DQS2#
62
DQS3#
135
DQS4#
152
DQS5#
169
DQS6#
186
DQS7#
75
VDD1
76
VDD2
81
VDD3
82
VDD4
87
VDD5
88
VDD6
93
VDD7
94
VDD8
99
VDD9
100
VDD10
105
VDD11
106
VDD12
111
VDD13
112
VDD14
117
VDD15
118
VDD16
123
VDD17
124
VDD18
199
VDDSPD
77
NC1
122
NC2
125
NCTEST
198
EVENT#
30
RESET#
1
VREF_DQ
126
VREF_CA
2
VSS1
3
VSS2
8
VSS3
9
VSS4
13
VSS5
14
VSS6
19
VSS7
20
VSS8
25
VSS9
26
VSS10
31
VSS11
32
VSS12
37
VSS13
38
VSS14
43
VSS15
SCKT DDR III SO-DIMM
STD TYPE
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS3
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VTT1
VTT2
M_B_DQ0
5
DQ0
M_B_DQ1
7
DQ1
M_B_DQ2
15
DQ2
M_B_DQ3
17
DQ3
M_B_DQ4
4
DQ4
M_B_DQ5
6
DQ5
M_B_DQ6
16
DQ6
M_B_DQ7
18
DQ7
M_B_DQ8
21
DQ8
M_B_DQ9
23
DQ9
M_B_DQ10
33
M_B_DQ11
35
M_B_DQ12
22
M_B_DQ13
24
M_B_DQ14
34
M_B_DQ15
36
M_B_DQ16
39
M_B_DQ17
41
M_B_DQ18
51
M_B_DQ19
53
M_B_DQ20
40
M_B_DQ21
42
M_B_DQ22
50
M_B_DQ23
52
M_B_DQ24
57
M_B_DQ25
59
M_B_DQ26
67
M_B_DQ27
69
M_B_DQ28
56
M_B_DQ29
58
M_B_DQ30
68
M_B_DQ31
70
M_B_DQ32
129
M_B_DQ33
131
M_B_DQ34
141
M_B_DQ35
143
M_B_DQ36
130
M_B_DQ37
132
M_B_DQ38
140
M_B_DQ39
142
M_B_DQ40
147
M_B_DQ41
149
M_B_DQ42
157
M_B_DQ43
159
M_B_DQ44
146
M_B_DQ45
148
M_B_DQ46
158
M_B_DQ47
160
M_B_DQ48
163
M_B_DQ49
165
M_B_DQ50
175
M_B_DQ51
177
M_B_DQ52
164
M_B_DQ53
166
M_B_DQ54
174
M_B_DQ55
176
M_B_DQ56
181
M_B_DQ57
183
M_B_DQ58
191
M_B_DQ59
193
M_B_DQ60
180
M_B_DQ61
182
M_B_DQ62
192
M_B_DQ63
194
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
5
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
203
204
PAD1
G1
PAD2
G2
DDR_0.75VDDM
M_B_DQ[63:0] [5]
MoW WW11Update
Removal M2 Method
For Arrandale, M1 should be used.
For Clarksfield, M3 should be used.
0310 design guide 1.5 remove M2
0316 design guide 1.51 M1 M3 support at on time
0624 Remove M3 R60 for Arrandale
DDR_0.75VDDM 1.5VDDS
C815
C802
C251
C808
1uF 6.3V 10% SMT 0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
Guide
4x 0402 1uF (per DIMM)
3x 0805/0603 10uF
Shared between the two DIMMs
Place two capacitors close to the VR
and one between the two DIMMs
Schematic
4x 0603 1uF
3x 0805 10uF
V0.2 0815 Change M1 ci r cuit
1.5VDDS
R1041
RES 1Kȍ 0.5% 1/16W SMT0402 LR
R1042
RES 1Kȍ 0.5% 1/16W SMT0402 LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
1uF 6.3V 10% SMT 0603 X5R TDK LR
㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨
㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨
㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨 㪛㪛㪩㪊㩷㪪㪦㪄㪛㪠㪤㪤㩷㪭㪩㪜㪝㪶㪛㪨
㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅
㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅
㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅 㪠㫄㫇㫃㪼㫄㪼㫅㫋㪸㫋㫀㫆㫅
M1
CPU_DIMM1_VREF [9]
M3
R1043
BLOCK 4
V0.2 0815 VREFDQ Should Be Maintained within Spec during S3
FET is uied toisolate VREF for m CPU to memory during suspend
SA1_DIM1
SA0_DIM1
100Kȍ 1% 1/16W SMT0402 LR
㪪㪧㪛㩷㩽㩷㪫㪪
㪪㪧㪛㩷㩽㩷㪫㪪
㪪㪧㪛㩷㩽㩷㪫㪪 㪪㪧㪛㩷㩽㩷㪫㪪
㪘㪻㪻㫉㪼㫊㫊
㪘㪻㪻㫉㪼㫊㫊
㪘㪻㪻㫉㪼㫊㫊 㪘㪻㪻㫉㪼㫊㫊
R678 10Kȍ 5% 1/16W SMT0402 LR
R228 10Kȍ 5% 1/16W SMT0402 LR
63'LV[$K
76LV[K
R69 0ȍ 5% 1/16W SMT0402 LR
R66 0ȍ 5% 1/16W SMT0402 LR(NU)
Q128
TRANS M-FET-N BSS138_NL 50V 0.22A SOT -23 3PIN FAIRCHILD LR
P-CAP 330uF 2V ±20% 9mȍ SMT7343 H=1.9mm PANASONIC LR
C706
C621
C653
+
10uF 6.3V 10% SMT0805 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR
V0.2 0815 Change to NU
D
S
G
C1121
0.047uF 16V 10% SMT0402 X5R LR(NU)
3VDDM
C700
10uF 6.3V 10% SMT0805 X5R TDK LR
Guide
1x 12ohm 330uF Place one to each SO-DIM M
6x 0603 10uF (per DIMM)
Schematic
1x 7343 330uF
8x 0805 10uF
4x 0402 0.1uF
DRAMRST_CNTRL_PCH [4,12,19]
C645
10uF 6.3V 10% SMT0805 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR
VREF_DQB M_VREF_B
C686
10uF 6.3V 10% SMT0805 X5R TDK LR
10uF 6.3V 10% SMT0805 X5R TDK LR(NU)
C626
C687
0821 add 47nF CAP
0417 DEL DDR3 EXT Thermal Sensor
C625
10uF 6.3V 10% SMT0805 X5R TDK LR(NU)
C611
0.1uF 10V 10% SMT0402 X5R LR(NU)
C672
0.1uF 10V 10% SMT0402 X5R LR(NU)
C607
0.1uF 10V 10% SMT0402 X5R LR(NU)
C606
0.1uF 10V 10% SMT0402 X5R LR(NU)
A A
㪤㪼㫄㫆㫉㫐
㪤㪼㫄㫆㫉㫐
㪤㪼㫄㫆㫉㫐 㪤㪼㫄㫆㫉㫐
㪚㪿㪸㫅㫅㪼㫃
㪚㪿㪸㫅㫅㪼㫃
㪚㪿㪸㫅㫅㪼㫃 㪚㪿㪸㫅㫅㪼㫃
㪚㪿㪸㫅㫅㪼㫃㩷㪘
㪚㪿㪸㫅㫅㪼㫃㩷㪙
5
㪪㫀㪾㫅㪸㫃
㪪㫀㪾㫅㪸㫃
㪪㫀㪾㫅㪸㫃 㪪㫀㪾㫅㪸㫃
㪥㪸㫄㪼㫊
㪥㪸㫄㪼㫊
㪥㪸㫄㪼㫊 㪥㪸㫄㪼㫊
㪛㪨㪲㪈㪌㪃㩷㪊㪉㪃㩷㪋㪏㪃㪌㪋㪴㪃
㪛㪤㪲㪌㪴
㪛㪨㪲㪈㪍㪃㩷㪈㪏㪃㪊㪍㪃㩷㪋㪉㪃㩷㪌㪍㪃
㪌㪎㪃㩷㪍㪇㪃㩷㪍㪈㪃㩷㪍㪉㪴
㪛㪼㫊㫀㪾㫅
㪛㪼㫊㫀㪾㫅
㪛㪼㫊㫀㪾㫅 㪛㪼㫊㫀㪾㫅
㪩㫌㫃㪼
㪩㫌㫃㪼
㪩㫌㫃㪼 㪩㫌㫃㪼
㪩㪼㫈㫌㫀㫉㪼㫊㩷㫄㫀㫅㫀㫄㫌㫄㩷
㫊㫇㪸㪺㫀㫅㪾㩷㫎㫀㫋㪿㩷㪸㫃㫃㩷㫆㫋㪿㪼㫉㩷㫊㫀㪾㫅㪸㫃㫊㪃
㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸
㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸
㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸 㫀㫅㪺㫃㫌㪻㫀㫅㪾㩷㪻㪸㫋㪸
㫊㫀㪾㫅㪸㫃㫊㪅
㫊㫀㪾㫅㪸㫃㫊㪅
㫊㫀㪾㫅㪸㫃㫊㪅 㫊㫀㪾㫅㪸㫃㫊㪅
4
㪈㪉㫄㫀㫃㫊
㪈㪉㫄㫀㫃㫊
㪈㪉㫄㫀㫃㫊 㪈㪉㫄㫀㫃㫊
http://hobi-elektronika.net
3
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
M_VREF
M_VREF [12,52]
3VDDM
3VDDM [4,10,11,12,14,15,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
1.5VDDS
1.5VDDS [4,7,12,52]
DDR_0.75VDDM [12,52]
DDR_0.75VDDM
2
M_VREF
3VDDM
1.5VDDS
DDR_0.75VDDM
Title
Size Document Number Rev
C
Date: Sheet
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
DDR III SDRAM SO-DIMM1(P0931E)
1
13 58 Thursday, September 03, 2009
0.2
of
5
4
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪟㪛㪘㪃㪡㪫㪘㪞㪃㪪㪘㪫㪘㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪟㪛㪘㪃㪡㪫㪘㪞㪃㪪㪘㪫㪘㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪟㪛㪘㪃㪡㪫㪘㪞㪃㪪㪘㪫㪘㩷㪀 㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪟㪛㪘㪃㪡㪫㪘㪞㪃㪪㪘㪫㪘㩷㪀
3
2
1
PMU3V
RTC_BAT_PCH
1Kȍ 5% 1/16W SMT0402 LR
R323
D D
RTC_BAT_CN
CN14
SCKT LOTES BAT HOLDER 2PIN H=4.7mm SMT KB7410AP2L LR
C C
B B
C284
MO-CAP 0.1UF 16V 10% SMT0402 X7R LR
3VDDA_RTC
C308
1uF 10V 10% SMT0603 X5R C1608X5R1A105KT TDK LR
㪠㪥㪫㪭㪩㪤㪜㪥㪆㩷㪠㫅㫋㪼㪾㫉㪸㫋㪼㪻㩷㪈㪅㪇㪌㪭
㪠㪥㪫㪭㪩㪤㪜㪥㪆㩷㪠㫅㫋㪼㪾㫉㪸㫋㪼㪻㩷㪈㪅㪇㪌㪭
㪠㪥㪫㪭㪩㪤㪜㪥㪆㩷㪠㫅㫋㪼㪾㫉㪸㫋㪼㪻㩷㪈㪅㪇㪌㪭 㪠㪥㪫㪭㪩㪤㪜㪥㪆㩷㪠㫅㫋㪼㪾㫉㪸㫋㪼㪻㩷㪈㪅㪇㪌㪭
㪭㪩㪤
㪭㪩㪤
㪭㪩㪤㪭㪩㪤
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪘㫃㫃㫎㪸㫐㫊
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪘㫃㫃㫎㪸㫐㫊
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪘㫃㫃㫎㪸㫐㫊 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪘㫃㫃㫎㪸㫐㫊
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷 㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷
㪟㪛㪘㪶㪪
㪟㪛㪘㪶 㪪㪰㪥㪚㩷㪆㩷㪦㫅㩷㪛㫀㪼㩷㪧㪣㪣㩷㪭㪩㩷㪪㪼㫃㪼㪺㫋
㪟㪛㪘㪶㪪 㪟㪛㪘㪶㪪
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺
㪈㪅㪌㪭㩷㪑㩷㪟㫀㪾㪿㩷
㪈㪅㪌㪭㩷㪑㩷㪟㫀㪾㪿㩷
㪈㪅㪌㪭㩷㪑㩷㪟㫀㪾㪿㩷 㪈㪅㪌㪭㩷㪑㩷㪟㫀㪾㪿㩷
㪈㪅㪏㪭㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪈㪅㪏㪭㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪈㪅㪏㪭㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪈㪅㪏㪭㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪟㪛㪘㪶㪪㪛㪦㩷㪆㩷㪩㪼㫊㪼㫉㫍㪼㪻
㪟㪛㪘㪶㪪㪛㪦㩷㪆㩷㪩㪼㫊㪼㫉㫍㪼㪻
㪟㪛㪘㪶㪪㪛㪦㩷㪆㩷㪩㪼㫊㪼㫉㫍㪼㪻 㪟㪛㪘㪶㪪㪛㪦㩷㪆㩷㪩㪼㫊㪼㫉㫍㪼㪻
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪩㪪㪤㪩㪪㪫㩺
㪪㪿㫆㫌㫃㪻㩷㪥㪦㪫㩷㪙㪼㩷㪧㫌㫃㫃㪼㪻㩷㪟㫀㪾㪿
㪪㪿㫆㫌㫃㪻㩷㪥㪦㪫㩷㪙㪼㩷㪧㫌㫃㫃㪼㪻㩷㪟㫀㪾㪿
㪪㪿㫆㫌㫃㪻㩷㪥㪦㪫㩷㪙㪼㩷㪧㫌㫃㫃㪼㪻㩷㪟㫀㪾㪿 㪪㪿㫆㫌㫃㪻㩷㪥㪦㪫㩷㪙㪼㩷㪧㫌㫃㫃㪼㪻㩷㪟㫀㪾㪿
㪞㪧㪠㪦㪊㪊㪆㩷㪝㫃㪸㫊㪿㩷㪛㪼㫊㪺㫉㫀㫇㫋㫆㫉
㪞㪧㪠㪦㪊㪊㪆㩷㪝㫃㪸㫊㪿㩷㪛㪼㫊㪺㫉㫀㫇㫋㫆㫉
㪞㪧㪠㪦㪊㪊㪆㩷㪝㫃㪸㫊㪿㩷㪛㪼㫊㪺㫉㫀㫇㫋㫆㫉 㪞㪧㪠㪦㪊㪊㪆㩷㪝㫃㪸㫊㪿㩷㪛㪼㫊㪺㫉㫀㫇㫋㫆㫉
㪦㫍㪼㫉㫉㫀㪻㪼
㪦㫍㪼㫉㫉㫀㪻㪼
㪦㫍㪼㫉㫉㫀㪻㪼 㪦㫍㪼㫉㫉㫀㪻㪼
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎 㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪪㪧㪠㩷㪠㪥㪫㪜㪩㪝㪘㪚㪜㩿㪤㪜㩷㪝㪮㩷㩽㩷㪙㪠㪦㪪㪀
㪪㪧㪠㩷㪠㪥㪫㪜㪩㪝㪘㪚㪜㩿㪤㪜㩷㪝㪮㩷㩽㩷㪙㪠㪦㪪㪀
㪪㪧㪠㩷㪠㪥㪫㪜㪩㪝㪘㪚㪜㩿㪤㪜㩷㪝㪮㩷㩽㩷㪙㪠㪦㪪㪀 㪪㪧㪠㩷㪠㪥㪫㪜㪩㪝㪘㪚㪜㩿㪤㪜㩷㪝㪮㩷㩽㩷㪙㪠㪦㪪㪀
0415
3VDDM
10 mils
3.3Kȍ 5% 1/16W SMT0402 LR
R332
R310 3.3Kȍ 5% 1/16W SMT0402 LR
1 2
DN1
3
DIODE STKY BAT54C 30V 200mA SOT-23 3PIN PHILIPS LR
㪩㪫㪚
㪩㪫㪚
㪩㪫㪚 㪩㪫㪚
㪚㫀㫉㪺㫌㫀㫋㫉㫐
㪚㫀㫉㪺㫌㫀㫋㫉㫐
㪚㫀㫉㪺㫌㫀㫋㫉㫐 㪚㫀㫉㪺㫌㫀㫋㫉㫐
R942 20Kȍ 1% 1/16W 0402 LR
R927 20Kȍ 1% 1/16W 0402 LR
C997
1uF 10V 10% SMT0603 X5R C1608X5R1A105KT TDK LR
R943
1Mȍ 5% 1/16W SMT0402 LR
㪰㪥㪚㩷㪆㩷㪦㫅㩷㪛㫀㪼㩷㪧㪣㪣㩷㪭㪩㩷㪪㪼㫃㪼㪺㫋
㪰㪥㪚㩷㪆㩷㪦㫅㩷㪛㫀㪼㩷㪧㪣㪣㩷㪭㪩㩷㪪㪼㫃㪼㪺㫋 㪰㪥㪚㩷㪆㩷㪦㫅㩷㪛㫀㪼㩷㪧㪣㪣㩷㪭㪩㩷㪪㪼㫃㪼㪺㫋
32Mbit flash memor y PART:03-10342-01
8
VCC
3
SPI_HOLD#_M
/WP
7
/HOLD
4
GND
Serial Flash SPI W 25X32VSSIG 32Mbit 2.7V~3.6V SOIC(208mil) 8PIN W INBOND LR
1uF 10V 10% SMT0603 X5R C1608X5R1A105KT TDK LR
U18
DIO
DO
/CS
CLK
C996
3VDDA_RTC
HDA_BIT_CLK [36]
MDC_BIT_CLK [45]
HDA_SYNC [36]
0427 ADD
5
2
1
6
MDC_SYNC [45]
HDA_SPKR [36]
HDA_RST# [36]
MDC_RST# [45]
HDA_SDIN0 [36]
HDA_SDIN1 [45]
HDA_SDOUT [36]
MDC_SDOUT [45]
ME_FLASH# [44]
Placed less than 100 mils
from flash device.
C1001 22pF 50V 5% SMT0402 NPO LR
C1002 22pF 50V 5% SMT0402 NPO LR(NU)
C285
10pF 50V 5% SMT0402 NPO LR(NU)
ME_RST# [44]
RTC_RST# [44]
12pF 50V 5% SMT0402 NPO LR
12pF 50V 5% SMT0402 NPO LR
R922 330Kȍ 1% 1/16W SMT0402 LR
R937 22ȍ 1% 1/16W SMT0402 LR
R938 22ȍ 1% 1/16W SMT0402 LR
R935 22ȍ 1% 1/16W SMT0402 LR
R936 22ȍ 1% 1/16W SMT0402 LR
R939 22ȍ 1% 1/16W SMT0402 LR
R940 22ȍ 1% 1/16W SMT0402 LR
R949 22ȍ 1% 1/16W SMT0402 LR
R950 22ȍ 1% 1/16W SMT0402 LR
0818 V0.2 change LAN_LINK to PCH_G PIO13
0821 C993 C998 change fro m 18pF to 12pF
C998
FREQ XTL 32.768KHz 12.5pF ±10ppm DT-26 KDS LR
1 2
Y6
C993
3
GND
R917
10Mȍ 5% 1/16W SMT0402 LR
PCH_INTRUDER#
PCH_INTVRMEN
PCH_GPIO13
PCH_JTAG_TCK_BUF
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAG_RST #
SPI_CLK
SPI_CS#0
SPI_SI
SPI_SO SPI_WP#_M
RTCX1
RTCX2
PCH_BCLK
PCH_SYNC
PCH_RST#
PCH_SDOUT
U59A
B13
RTCX1
D13
RTCX2
C14
RTCRST#
D17
SRTCRST#
A16
INTRUDER#
A14
INTVRMEN
A30
HDA_BCLK
D29
HDA_SYNC
P1
SPKR
C30
HDA_RST#
G30
HDA_SDIN0
F30
HDA_SDIN1
E32
HDA_SDIN2
F32
HDA_SDIN3
B29
HDA_SDO
H32
HDA_DOCK_EN# / GPIO33
J30
HDA_DOCK_RST# / GPIO13
M3
JTAG_TCK
K3
JTAG_TMS
K1
JTAG_TDI
J2
JTAG_TDO
J4
TRST#
BA2
SPI_CLK
AV3
SPI_CS0#
AY3
SPI_CS1#
AY1
SPI_MOSI
AV1
SPI_MISO
PCH Ibex Peak-M
RTC IHDA
SPI JTAG
FWH0 / LAD0
FWH1 / LAD1
FWH2 / LAD2
FWH3 / LAD3
FWH4 / LFRAME#
LDRQ0#
LDRQ1# / GPIO23
SERIRQ
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP
SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP
SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP
SATA LPC
SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP
SATAICOMPO
SATAICOMPI
SATALED#
SATA0GP / GPIO21
SATA1GP / GPIO19
D33
B33
C32
A32
C34
A34
F34
AB9
AK7
AK6
AK11
AK9
AH6
AH5
AH9
AH8
AF11
AF9
AF7
AF6
AH3
AH1
AF3
AF1
AD9
AD8
AD6
AD5
AD3
AD1
AB3
AB1
AF16
AF15
T3
Y9
V1
SATA_RXN0_C
SATA_RXP0_C
SATA_TXN0_C
SATA_TXP0_C
SATA_RXN4_C
SATA_RXP4_C
SATA_TXN4_C
SATA_TXP4_C
SATA_RXN5_C
SATA_RXP5_C
SATA_TXN5_C
SATA_TXP5_C
PCH_VCC_SATA
PCH_VCC_SATA
PCH_GPIO21
CRISIS#
C333 0.01uF 16V 10% SMT0402 X7R LR
C329 0.01uF 16V 10% SMT0402 X7R LR
C341 0.01uF 16V 10% SMT0402 X7R LR
C337 0.01uF 16V 10% SMT0402 X7R LR
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷 㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪪㪘㪫㪘㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼
㪪㪘㪫㪘㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼
㪪㪘㪫㪘㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼 㪪㪘㪫㪘㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼
㪛㫀㫊㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻 㪛㫀㫊㪸㪹㫃㪼㪻
C343 0.01uF 16V 10% SMT0402 X7R LR
C347 0.01uF 16V 10% SMT0402 X7R LR
C350 0.01uF 16V 10% SMT0402 X7R LR
C354 0.01uF 16V 10% SMT0402 X7R LR
C948 0.01uF 16V 10% SMT0402 X7R LR
C941 0.01uF 16V 10% SMT0402 X7R LR
C951 0.01uF 16V 10% SMT0402 X7R LR
C955 0.01uF 16V 10% SMT0402 X7R LR
R345 37.4ȍ 1% 1/16W SMT0402 LR
0502
LAN_LINK CHANGE TO GPIO13
LPC_AD0 [41,47]
LPC_AD1 [41,47]
LPC_AD2 [41,47]
LPC_AD3 [41,47]
LPC_FRAME# [41,47]
INT_SERIRQ [47]
SATA_RXN0 [44]
SATA_RXP0 [44]
SATA_TXN0 [44]
SATA_TXP0 [44]
SATA_RXN4 [44]
SATA_RXP4 [44]
SATA_TXN4 [44]
SATA_TXP4 [44]
ESATA_RXN5 [43]
ESATA_RXP5 [43]
ESATA_TXN5 [43]
ESATA_TXP5 [43]
1.1VDDM_VCC_SATA
SATA_LED# [46]
CRISIS# [44]
㪫㫆㩷㪟㪛㪛
㪫㫆㩷㪟㪛㪛
㪫㫆㩷㪟㪛㪛 㪫㫆㩷㪟㪛㪛
㪫㫆
㪫㫆
㪫㫆㪫㫆
㪦㪛㪛
㪦㪛㪛
㪦㪛㪛 㪦㪛㪛
㪫㫆
㪫㫆
㪫㫆㪫㫆
㪼㪪㪘㪫㪘
㪼㪪㪘㪫㪘
㪼㪪㪘㪫㪘 㪼㪪㪘㪫㪘
㪪㪫㪩㪘㪧
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪡㪫㪘㪞
㪡㪫㪘㪞
㪡㪫㪘㪞 㪡㪫㪘㪞
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
0415
MoW WW11Update
Removal JTAG Pull-up To 1.05VDDM
MoW WW50 Update
Pre-Product System
ES1 ES2
PULL UP
PULL DOWM
PULL UP
PULL DOWM
PULL UP
PULL DOWM
PULL DOWM
PULL UP
PULL DOWM
200 ohm
NO STUFF
100 ohm
NO STUFF
200 ohm
200 ohm
100 ohm
100 ohm
200 ohm
200 ohm
100 ohm
100 ohm
51ohmNA51 ohm
20K ohm
10K ohm
NA
For ES2
R895 200ȍ 5% 1/16W SMT 0402 LR
R900 200ȍ 5% 1/16W SMT 0402 LR
R897 200ȍ 5% 1/16W SMT 0402 LR
R903 20Kȍ 5% 1/16W SMT0402 LR
R896 100ȍ 5% 1/16W SMT0402 LR
R901 100ȍ 5% 1/16W SMT0402 LR
R898 100ȍ 5% 1/16W SMT0402 LR
R904 10Kȍ 5% 1/16W SMT0402 LR
R893 4.7Kȍ 5% 1/16W SMT0402 LR
CRB 4.7K
Pre-Product System
NO STUFF
NO STUFF
NO STUFF
NO STUFF
NO STUFF
NO STUFF
51 ohm
NA
NA
4
PCH_GPIO13
0502
3VDDA
0818
CRISIS#
PCH_GPIO21
0502
INT_SERIRQ
V0.2 0811 SATA_LE D# change
0429
SATA_LED# CHANGE PULL UP TO 5VDDM
8
3
7
4
3VDDM
SPI_WP#_M SPI_SO
SPI_HOLD#_M
JTAG
PCH_JTAG_TMS
PCH_JTAG_TDO
PCH_JTAG_TDI
PCH_JTAG_RST #
PCH_JTAG_TMS
PCH_JTAG_TDO
PCH_JTAG_TDI
PCH_JTAG_RST #
PCH_JTAG_TCK_BUF
PCH PIN
TDO
SPI_SI
SPI_CS#0
SPI_CLK
SKT1
5
2
1
6
SI
SO
HOLD#
CE#
SCK
SPI SOIC(NU)
VCC
WP#
GND
V0.2 change NU
0525 change NU
J-RST CRB1.6 default stuff 20K/PU 10K/ P D
V0.2 0815 Change to Stuff(R903 R904)
A A
TMS
TDI
TCK
TRST#
5
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥 㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
3VDDA
R401 10Kȍ 5% 1/16W SMT0402 LR
3VDDM
R872 10Kȍ 5% 1/16W SMT0402 LR
R370 10Kȍ 5% 1/16W SMT0402 LR
R359 10Kȍ 5% 1/16W SMT0402 LR
http://hobi-elektronika.net
3
HDA_SPKR
SPI_SI
PMU3V [47,49,50,51]
3VDDA [4,15,16,18,19,21,23,32,38,40,41,42,43,45,46,47,51,52]
3VDDM [4,10,11,12,13,15,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
1.1VDDM_VCC_SAT A
PMU3V
3VDDA
3VDDM
3VDDA_RTC
2
1.1VDDM_VCC_SATA [21]
3VDDA_RTC [21]
㪪㪫㪩㪘㪧
㪪㪫㪩㪘㪧 㪪㪫㪩㪘㪧
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
㪟㪛㪘㪶㪪㪧㪢㪩㩷㪆㩷㪥㪦㩷㪩㪜㪙㪦㪦㪫
㪟㪛㪘㪶㪪㪧㪢㪩㩷㪆㩷㪥㪦㩷㪩㪜㪙㪦㪦㪫
㪟㪛㪘㪶㪪㪧㪢㪩㩷㪆㩷㪥㪦㩷㪩㪜㪙㪦㪦㪫 㪟㪛㪘㪶㪪㪧㪢㪩㩷㪆㩷㪥㪦㩷㪩㪜㪙㪦㪦㪫
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿 㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪪㪧㪠㪶㪪㪠㩷㪆㩷㫀㪫㪧㪤㩷㪝㪬㪥㪚㪫㪠㪦㪥
㪪㪧㪠㪶㪪㪠㩷㪆㩷㫀㪫㪧㪤㩷㪝㪬㪥㪚㪫㪠㪦㪥
㪪㪧㪠㪶㪪㪠㩷㪆㩷㫀㪫㪧㪤㩷㪝㪬㪥㪚㪫㪠㪦㪥 㪪㪧㪠㪶㪪㪠㩷㪆㩷㫀㪫㪧㪤㩷㪝㪬㪥㪚㪫㪠㪦㪥
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪤㪜㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪤㪜㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪤㪜㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪤㪜㪧㪮㪩㪦㪢
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿
㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿 㪜㫅㪸㪹㫃㪼㪻㩷㪑㩷㪟㫀㪾㪿
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪛㫀㫊㪸㪹㫃㪼㪻㩷㪑㩷㪣㫆㫎㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
1.1VDDM_VCC_SAT A
PMU3V
3VDDA
3VDDM
3VDDA_RTC
3VDDM
R887 1Kȍ 5% 1/16W SMT0402 LR(NU)
0415
3VDDM
R821 1Kȍ 5% 1/16W SMT0402 LR(NU)
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
Size Document Number Rev
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
IBEX PEAK-M HDA/JTAG/SATA(P0931E)
1
14 58 Thursday, September 03, 2009
of
0.2
5
4
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪧㪚㪠㪄㪜㪃㪪㪘㪙㪬㪪㪃㪚㪣㪢㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪧㪚㪠㪄㪜㪃㪪㪘㪙㪬㪪㪃㪚㪣㪢㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪧㪚㪠㪄㪜㪃㪪㪘㪙㪬㪪㪃㪚㪣㪢㪀 㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪧㪚㪠㪄㪜㪃㪪㪘㪙㪬㪪㪃㪚㪣㪢㪀
3
2
1
U59B
㪫㫆
㪫㫆
㪫㫆㪫㫆
㪟㪪㪛㪧㪘
㪟㪪㪛㪧㪘
㪟㪪㪛㪧㪘 㪟㪪㪛㪧㪘
D D
C C
B B
A A
GPO56 Default / Suspend Power Rail
During Reset After Reset
External Pull-up External Pull-up
SMB_DATA
SMB_CLK
㪫㫆㩷㪮㫀㫉㪼㫃㪼㫊㫊
㪫㫆㩷㪮㫀㫉㪼㫃㪼㫊㫊
㪫㫆㩷㪮㫀㫉㪼㫃㪼㫊㫊 㪫㫆㩷㪮㫀㫉㪼㫃㪼㫊㫊
㪣㪸㫅
㪣㪸㫅
㪣㪸㫅㪣㪸㫅
㪫㫆㩷㪜㫏㫇㫉㪼㫊㫊
㪫㫆㩷㪜㫏㫇㫉㪼㫊㫊
㪫㫆㩷㪜㫏㫇㫉㪼㫊㫊 㪫㫆㩷㪜㫏㫇㫉㪼㫊㫊
㪚㪸㫉㪻
㪚㪸㫉㪻
㪚㪸㫉㪻 㪚㪸㫉㪻
㪫㫆
㪫㫆
㪫㫆㪫㫆
㪣㪸㫅
㪣㪸㫅
㪣㪸㫅㪣㪸㫅
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷 㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪧㪠㪚㪜㩷㪧㫆㫉㫋㩷㪎㪃㩷㪏㩷㪸㫉㪼
㪧㪠㪚㪜㩷㪧㫆㫉㫋㩷㪎㪃㩷㪏㩷㪸㫉㪼
㪧㪠㪚㪜㩷㪧㫆㫉㫋㩷㪎㪃㩷㪏㩷㪸㫉㪼 㪧㪠㪚㪜㩷㪧㫆㫉㫋㩷㪎㪃㩷㪏㩷㪸㫉㪼
㪛㫀㫊㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻 㪛㫀㫊㪸㪹㫃㪼㪻
0428
3VDDM
5VDDM
R967
2.2Kȍ 5% 1/16W SMT0402 LR
G
TRANS M-FET-N 2N7002 60V 115mA SOT-23 3PIN PSI LR
Q110
D S
3VDDM
5VDDM
R968
2.2Kȍ 5% 1/16W SMT0402 LR
G
TRANS M-FET-N 2N7002 60V 115mA SOT-23 3PIN PSI LR
Q111
D S
CLK_PCIE_3.5G# [42]
CLK_PCIE_3.5G [42]
3.5G_CLKREQ# [42]
CLK_PCIE_MINICARD# [41]
CLK_PCIE_MINICARD [41]
MINICARD_CLKREQ# [41]
CLK_PCIE_EXPCARD# [40]
CLK_PCIE_EXPCARD [40]
NEWCARD_CLKREQ# [40]
CLK_PCIE_LAN# [38]
CLK_PCIE_LAN [38]
LAN_CLKREQ# [38]
RF_RST_PCH# [41]
PCIE_RXN1 [42]
PCIE_RXP1 [42]
PCIE_TXN1 [42]
PCIE_TXP1 [42]
PCIE_RXN2 [41]
PCIE_RXP2 [41]
PCIE_TXN2 [41]
PCIE_TXP2 [41]
PCIE_RXN3 [40]
PCIE_RXP3 [40]
PCIE_TXN3 [40]
PCIE_TXP3 [40]
PCIE_RXN4 [38]
PCIE_RXP4 [38]
PCIE_TXN4 [38]
PCIE_TXP4 [38]
SMB_DATA_M [11,12,13,40,41,42]
C290 0.1UF 16V 10% SMT0402 X7R LR
C289 0.1UF 16V 10% SMT0402 X7R LR
C297 0.1UF 16V 10% SMT0402 X7R LR
C296 0.1UF 16V 10% SMT0402 X7R LR
C299 0.1UF 16V 10% SMT0402 X7R LR
C298 0.1UF 16V 10% SMT0402 X7R LR
C292 0.1UF 16V 10% SMT0402 X7R LR
C291 0.1UF 16V 10% SMT0402 X7R LR
124
RP19 0ȍ 5% SMT1010 1/16W 4P2R LR
124
RP17 0ȍ 5% SMT1010 1/16W 4P2R LR
124
RP18 0ȍ 5% SMT1010 1/16W 4P2R LR
RP20 0ȍ 5% SMT1010 1/16W 4P2R LR
124
0ȍ 5% 1/16W SMT0402 LR(NU)
R931
SMB_CLK_M [11,12,13,40,41,42]
3
3
3
3
PCH_CLK_PCIE_3.5G#
PCH_CLK_PCIE_3.5G
PCH_CLK_PCIE_MINICARD#
PCH_CLK_PCIE_MINICARD
PCH_CLK_PCIE_EXPCARD#
PCH_CLK_PCIE_EXPCARD
PCH_CLK_PCIE_LAN#
PCH_CLK_PCIE_LAN
PCH_LAN_CLKREQ#
PCH_GPIO44
PCIE_TXN1_C
PCIE_TXP1_C
PCIE_TXN2_C
PCIE_TXP2_C
PCIE_TXN3_C
PCIE_TXP3_C
PCIE_TXN4_C
PCIE_TXP4_C
BG30
PERN1
BJ30
PERP1
BF29
PETN1
BH29
PETP1
AW30
PERN2
BA30
PERP2
BC30
PETN2
BD30
PETP2
AU30
PERN3
AT30
PERP3
AU32
PETN3
AV32
PETP3
BA32
PERN4
BB32
PERP4
BD32
PETN4
BE32
PETP4
BF33
PERN5
BH33
PERP5
BG32
PETN5
BJ32
PETP5
BA34
PERN6
AW34
PERP6
BC34
PETN6
BD34
PETP6
AT34
PERN7
AU34
PERP7
AU36
PETN7
AV36
PETP7
BG34
PERN8
BJ34
PERP8
BG36
PETN8
BJ36
PETP8
AK48
CLKOUT_PCIE0N
AK47
CLKOUT_PCIE0P
P9
PCIECLKRQ0# / GPIO73
AM43
CLKOUT_PCIE1N
AM45
CLKOUT_PCIE1P
U4
PCIECLKRQ1# / GPIO18
AM47
CLKOUT_PCIE2N
AM48
CLKOUT_PCIE2P
N4
PCIECLKRQ2# / GPIO20
AH42
CLKOUT_PCIE3N
AH41
CLKOUT_PCIE3P
A8
PCIECLKRQ3# / GPIO25
AM51
CLKOUT_PCIE4N
AM53
CLKOUT_PCIE4P
M9
PCIECLKRQ4# / GPIO26
AJ50
CLKOUT_PCIE5N
AJ52
CLKOUT_PCIE5P
H6
PCIECLKRQ5# / GPIO44
AK53
CLKOUT_PEG_B_N
AK51
CLKOUT_PEG_B_P
P13
PEG_B_CLKRQ# / GPIO56
PCH Ibex Peak-M
0429
SMBALERT# / GPIO11
SMBDATA
SML0ALERT# / GPIO60
SMBus
PCI-E*
Link
Controller
CLKOUT_DP_N / CLKOUT_BCLK1_N
CLKOUT_DP_P / CLKOUT_BCLK1_P
From CLK BUFFER PEG Clock Flex
SML0DATA
SML1ALERT# / GPIO74
SML1CLK / GPIO58
SML1DATA / GPIO75
CL_DATA1
CL_RST1#
PEG_A_CLKRQ# / GPIO47
CLKOUT_PEG_A_N
CLKOUT_PEG_A_P
CLKOUT_DMI_N
CLKOUT_DMI_P
CLKIN_DMI_N
CLKIN_DMI_P
CLKIN_BCLK_N
CLKIN_BCLK_P
CLKIN_DOT_96N
CLKIN_DOT_96P
CLKIN_SATA_N / CKSSCD_N
CLKIN_SATA_P / CKSSCD_P
REFCLK14IN
CLKIN_PCILOOPBACK
XTAL25_IN
XTAL25_OUT
XCLK_RCOMP
CLKOUTFLEX0 / GPIO64
CLKOUTFLEX1 / GPIO65
CLKOUTFLEX2 / GPIO66
CLKOUTFLEX3 / GPIO67
CRB PULL 1K ohm
Q107
DGPU_ALL_PWRGD [19,23,24]
TRANS M-FET-N 2N7002 60V 115mA SOT-23 3PIN PSI LR
G
B9
H14
SMBCLK
C8
J14
C6
SML0CLK
G8
M14
E10
G12
T13
CL_CLK1
T11
T9
H1
AD43
AD45
AN4
AN2
AT1
AT3
AW24
BA24
AP3
AP1
F18
E18
AH13
AH12
P41
J42
AH51
AH53
AF38
T45
P43
T42
N50
3VDDA
R906
1Kȍ 5% 1/16W SMT0402 LR
D S
PCH_SMBALERT#
SMB_CLK
SMB_DATA
PCH_GPIO60
SML0_CLK
SML0_DATA
PCH_GPIO74
PCIECLKRQ_PEGA#
R934
10Kȍ 5% 1/16W SMT0402 LR
R417
10Kȍ 5% 1/16W SMT0402 LR
R412
10Kȍ 5% 1/16W SMT0402 LR
PCH_XTAL25_IN
PCH_XT AL25_OUT
PCH_XCLK_RCOMP
RES 90.9ȍ 1% 1/16W SMT0402 LR
R907
10Kȍ 5% 1/16W SMT0402 LR(NU)
R344
http://hobi-elektronika.net
5
4
3
3VDDA
3VDDA
3VDDA
PCH_SMCLK [47]
PCH_SMDAT [47]
CL_CLK [41]
CL_DATA [41]
CL_RST# [41]
PCIECLKRQ_PEGA# [25]
CLK_PEGA_N [24]
CLK_PEGA_P [24]
CLK_EXP_N [4]
CLK_EXP_P [4]
CLK_DP_N [4]
CLK_DP_P [4]
CLK_BUF_EXP_N [11]
CLK_BUF_EXP_P [11]
CLK_BUF_BCLK_N [11]
CLK_BUF_BCLK_P [11]
CLK_BUF_DOT96_N [11]
CLK_BUF_DOT96_P [11]
CLK_BUF_CKSSCD_N [11]
CLK_BUF_CKSSCD_P [11]
CLK_BUF_REF14 [11]
CLK_PCI_FB [18]
1.1VDDM_SSCVCC
WIFI_DET [41]
3.5G_DET [42]
SIMCARD_DET [42]
DGPU_EDID# [30] 3.5G_RST_PCH# [42]
0415
MoW WW16 Update
EDID_SELECT# Assigned To GPIO67
0525 stuff R893 R 8 98
5VDDM
5VDDM [10,17,20,21,30,32,33,34,36,38,43,44,45,46,47,51,53,54,55,56]
3VDDM
3VDDM [4,10,11,12,13,14,16,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
3VDDA
3VDDA [4,14,16,18,19,21,23,32,38,40,41,42,43,45,46,47,51,52]
1.1VDDM_SSCVCC [21]
1.1VDDM_SSCVCC
2
0626 Delete 0 ohm RP21 for Layout
0406
DGU V1.52 Update for BTM mode
XTAL25_IN Via 0 Ohm Resistor to GND
CRYSTAL is no stuff
R794 0ȍ 5% 1/16W SMT0402 LR(NU)
C919 12pF 50V 5% SMT0402 NPO LR
R819
1Mȍ 5% 1/16W SMT0402 LR
0428
0430
Y3
X'TAL 25.000000MHz 12pF ±25PPM 2PIN SMT8.0*4.5*1.4mm X8A025000EC1H H.ELE LR
C929 12pF 50V 5% SMT0402 NPO LR
Design guide update 1.61
V0.2 0815 stuff Crystal
stuff R819 and Y 3 and c919 c929
delete R794
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥 㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
SMB_CLK
SMB_DATA
SML0_CLK
SML0_DATA
PCH_SMCLK
PCH_SMDAT
3.5G_CLKREQ#
RF_RST_PCH#
PCH_GPIO44
3.5G_RST_PCH#
PCH_LAN_CLKREQ#
WIFI_DET
3.5G_DET
SIMCARD_DET
5VDDM
3VDDM
3VDDA
1.1VDDM_SSCVCC
Title
Size Document Number Rev
Date: Sheet
0821 C919 C929 change from 18pF to 12pF
3VDDA
R962 2.2Kȍ 5% 1/16W SMT0402 LR
R961 2.2Kȍ 5% 1/16W SMT0402 LR
R920 2.2Kȍ 5% 1/16W SMT0402 LR
R415 2.2Kȍ 5% 1/16W SMT0402 LR
R420 2.2Kȍ 5% 1/16W SMT0402 LR
R419 2.2Kȍ 5% 1/16W SMT0402 LR
R414 10Kȍ 5% 1/16W SMT0402 LR
R388 10Kȍ 5% 1/16W SMT0402 LR
R395 10Kȍ 5% 1/16W SMT0402 LR
R404 10Kȍ 5% 1/16W SMT0402 LR
R933 10Kȍ 5% 1/16W SMT0402 LR(NU)
R932 10Kȍ 5% 1/16W SMT0402 LR
3VDDM
R360 10Kȍ 5% 1/16W SMT0402 LR
R375 10Kȍ 5% 1/16W SMT0402 LR
R374 100Kȍ 5% 1/16W SMT0402 LR
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
C
IBEX PEAK-M PCI-E/SMBUS/CLK(P0931E)
1
15 58 Thursday, September 03, 2009
of
0.2
5
4
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪛㪤㪠㪃㪝㪛㪠㪃㪞㪧㪠㪦㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪛㪤㪠㪃㪝㪛㪠㪃㪞㪧㪠㪦㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪛㪤㪠㪃㪝㪛㪠㪃㪞㪧㪠㪦㩷㪀 㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪛㪤㪠㪃㪝㪛㪠㪃㪞㪧㪠㪦㩷㪀
3
2
1
U59C
D D
DMI_RXN0 [3]
DMI_RXN1 [3]
DMI_RXN2 [3]
DMI_RXN3 [3]
DMI_RXP0 [3]
DMI_RXP1 [3]
DMI_RXP2 [3]
DMI_RXP3 [3]
DMI_TXN0 [3]
DMI_TXN1 [3]
DMI_TXN2 [3]
DMI_TXN3 [3]
DMI_TXP0 [3]
DMI_TXP1 [3]
DMI_TXP2 [3]
DMI_TXP3 [3]
1.1VDDM_VCC_EXP
R788 49.9ȍ 1% 1/16W SMT0402 LR
DMI_COMP_R
BC24
AW20
BD24
BG22
BA20
BG20
BE22
BF21
BD20
BE18
BD22
BH21
BC20
BD18
BH25
BF25
BJ22
BJ20
DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN
DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP
DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN
DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP
DMI_ZCOMP
DMI_IRCOMP
DMI
FDI
FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7
FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7
FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1
BA18
BH17
BD16
BJ16
BA16
BE14
BA14
BC12
BB18
BF17
BC16
BG16
AW16
BD14
BB14
BD12
BJ14
BF13
BH13
BJ12
BG14
FDI_TXN0 [3]
FDI_TXN1 [3]
FDI_TXN2 [3]
FDI_TXN3 [3]
FDI_TXN4 [3]
FDI_TXN5 [3]
FDI_TXN6 [3]
FDI_TXN7 [3]
FDI_TXP0 [3]
FDI_TXP1 [3]
FDI_TXP2 [3]
FDI_TXP3 [3]
FDI_TXP4 [3]
FDI_TXP5 [3]
FDI_TXP6 [3]
FDI_TXP7 [3]
FDI_INT [3]
FDI_FSYNC0 [3]
FDI_FSYNC1 [3]
FDI_LSYNC0 [3]
FDI_LSYNC1 [3]
3VDDM
R377
C C
0420 ADD EC PATH
PM_PCH_PWROK [23]
EC_PCH_PWROK [47]
EC_MEPWROK [47]
R948
0ȍ 5% 1/16W SMT0402 LR(NU)
R955
0ȍ 5% 1/16W SMT0402 LR
R953
0ȍ 5% 1/16W SMT0402 LR
PM_DRAM_PWRGD [4]
SUS_PWR_DN_ACK [47]
PM_PWRBTN# [47]
AC_PRESENT [25,47]
PM_BATLOW# [47]
3VDDA
10Kȍ 5% 1/16W SMT0402 LR
R952
0ȍ 5% 1/16W SMT0402 LR(NU)
R921
10Kȍ 5% 1/16W SMT0402 LR
R383
R918
R421
10Kȍ 5% 1/16W SMT0402 LR
0821 from 0 ohm change to SHW
PM_SYSRST#
SYS_POWER_R
R960 SHW 0 5% 1/16W 0402
PWROK_R
ME_PW ROK
ME_PW ROK
PCH_RSMRST#
PM_PWRBTN#_R
SHW 0 5% 1/16W 0402
PM_BATLOW#_R
SHW 0 5% 1/16W 0402
LAN_RST#
PM_RI#
T6
SYS_RESET#
M6
SYS_PWROK
B17
PWROK
K5
MEPWROK
A10
LAN_RST#
D9
DRAMPWROK
C16
RSMRST#
M1
SUS_PWR_DN_ACK / GPIO30
P5
PWRBTN#
P7
ACPRESENT / GPIO31
A6
BATLOW# / GPIO72
F14
RI#
PCH Ibex Peak-M
J12
WAKE#
SLP_S4#
SLP_S3#
SLP_M#
TP23
PMSYNCH
Y1
SUS_STAT#
P8
SUSCLK
F3
SLP_S5#_R
E4
H7
P12
SLP_M#_R
K8
N2
BJ10
PCH_GPIO29
F6
CLKRUN# / GPIO32
SUS_STAT# / GPIO61
SUSCLK / GPIO62
SLP_S5# / GPIO63
System Power Management
SLP_LAN# / GPIO29
R868
RES 8.2Kȍ 5% 1/16W SMT0402 LR
V0.2 0815 change NET and R from 10K to 8.2K
TP10
1
TP24
1
R399 SHW 0 5% 1/16W 0402
R398 0ȍ 5% 1/16W SMT0402 LR(NU)
R413 0ȍ 5% 1/16W SMT0402 LR(NU)
R394 SHW 0 5% 1/16W 0402
V0.2 0815 change to SHW
0821 EC cancel funt ion PM_SLP_LAN#
PCIE_WAKE# [38,40,41,42]
0417
3VDDM
CLKRUN# [47]
PM_SLP_S5# [47]
PM_SLP_S4# [38,40,47,51,52]
PCH_SLP_S4# [47]
PM_SLP_S3# [32,40,47,51,52,53,55,56]
PCH_SLP_S3# [47]
PM_SLP_M# [47]
H_PM_SYNC [4]
0522 chagne CIRCUIT
B B
㪩㪫㪚㩷㪧㪦㪮㪜
㪩㪫㪚㩷 㪧㪦㪮㪜 㪩㪄㪮㪜㪣㪣㩷㪠㪪㪦㪣㪘㪫㪠㪦㪥
㪩㪫㪚㩷㪧㪦㪮㪜 㪩㪫㪚㩷㪧㪦㪮㪜
㪚㪦㪥㪫㪩㪦㪣
㪚㪦㪥㪫㪩㪦㪣
㪚㪦㪥㪫㪩㪦㪣 㪚㪦㪥㪫㪩㪦㪣
㪩㪄㪮㪜㪣㪣㩷㪠㪪㪦㪣㪘㪫㪠㪦㪥
㪩㪄㪮㪜㪣㪣㩷㪠㪪㪦㪣㪘㪫㪠㪦㪥 㪩㪄㪮㪜㪣㪣㩷㪠㪪㪦㪣㪘㪫㪠㪦㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥 㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
3VDDA
R919 8.2Kȍ 5% 1/16W SMT0402 LR
R418 1Kȍ 5% 1/16W SMT0402 LR
R892 10Kȍ 5% 1/16W SMT0402 LR(NU)
R390 10Kȍ 5% 1/16W SMT0402 LR
R384 10Kȍ 5% 1/16W SMT0402 LR(NU)
R792 10Kȍ 5% 1/16W SMT0402 LR(NU)
R941 10Kȍ 5% 1/16W SMT0402 LR
3VDDA
3VDDA [4,14,15,18,19,21,23,32,38,40,41,42,43,45,46,47,51,52]
3VDDM
3VDDM [4,10,11,12,13,14,15,17,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
1.1VDDM_VCC_EXP [20]
1.1VDDM_VCC_EXP
2
0821 EC cancel funt ion PM_SLP_LAN#
change to PCH_GPIO29
3VDDA
3VDDM
1.1VDDM_VCC_EXP
Title
Size Document Number Rev
C
Date: Sheet
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
IBEX PEAK-M DMI/FDI/GPIO(P0931E)
1
16 58 Thursday, September 03, 2009
0.2
of
0428
PM_BATLOW#_R
PCIE_WAKE#
SUS_PWR_DN_ACK
AC_PRESENT
PM_PWRBTN#_R
GPIO29
PWROK_R
0311 add pull down resister
560567IDOOLQJHGJHPXVWWUDQVLWLRQWR9RU
OHVVEHIRUH9FF6XV9BGURSVWR9
R894
0ȍ 5% 1/16W SMT0402 LR
Q106
EC_RSMRST# [47]
PM_RSMRST# [23]
A A
0505 NU
R890
0ȍ 5% 1/16W SMT0402 LR
R885
0ȍ 5% 1/16W SMT0402 LR(NU)
0.1UF 16V 10% SMT0402 X7R LR
R884
0ȍ 5% 1/16W SMT0402 LR(NU)
R889
2.2Kȍ 5% 1/16W SMT0402 LR(NU)
C976
P
N NP
D46
DIODE SWITCHING BAV99 75V 150mA SOT-23 3PIN PSI LR(NU)
PNP MMBT3906-F -40V -200mA SOT-23 3PIN DII LR(NU)
E C
B
10Kȍ 5% 1/16W SMT0402 LR
R902
P
N NP
4.7Kȍ 5% 1/16W SMT0402 LR(NU)
DIODE SWITCHING BAV99 75V 150mA SOT-23 3PIN PSI LR(NU)
D48
PCH_RSMRST#
R899
3VDDA
05020 suff
0402 change to NU(EC P ULL)
http://hobi-elektronika.net
5
4
3
5
D D
0428
IGPU_LVDS_BLEN [30]
IGPU_LVDS_VDDEN [30]
IGPU_LVDS_BLCTL [30]
LVDS_DDC_CLK [30]
LVDS_DDC_DATA [30]
0311 modify ,refer check list
0421 R chagne to 2.37K 1% refer check list
LVDSA_CLK# [30]
LVDSA_CLK [30]
LVDSA_DATA0# [30]
LVDSA_DATA1# [30]
LVDSA_DATA2# [30]
LVDSA_DATA0 [30]
LVDSA_DATA1 [30]
C C
LVDSA_DATA2 [30]
IGPU_CRT_BLUE [30]
IGPU_CRT_GREEN [30]
IGPU_CRT_RED [30]
IGPU_CRT_CLK [30]
IGPU_CRT_DATA [30]
0409 add resister
IGPU_CRT_HSYNC [30]
IGPU_CRT_VSYNC [30]
4
10Kȍ 5% 1/16W SMT0402 LR
R354
3VDDM
R355
10Kȍ 5% 1/16W SMT0402 LR
R340
RES 2.37Kȍ 1% 1/16W SMT0402 LR
R365
SHW 0 5% 1/16W 0402
1
TP9
0ȍ 5% 1/16W SMT0402 LR
R870
R874
0ȍ 5% 1/16W SMT0402 LR
R347
1Kȍ 0.5% 1/16W SMT0402 LR
PCH_CRT_HSYNC
PCH_CRT_VSYNC
3
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪣㪭㪛㪪㪃㪛㪛㪠㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪣㪭㪛㪪㪃㪛㪛㪠㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪣㪭㪛㪪㪃㪛㪛㪠㩷㪀 㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩷㩿㪣㪭㪛㪪㪃㪛㪛㪠㩷㪀
U59D
LVDS_VDD_EN_R
L_CTRL_CLK
L_CTRL_DATA
VDS_IBG
LVDS_VBG
DAC_IREF_R
AB48
AB46
AP39
AP41
AT43
AT42
AV53
AV51
BB47
BA52
AY48
AV47
BB48
BA50
AY49
AV48
AP48
AP47
AY53
AT49
AU52
AT53
AY51
AT48
AU50
AT51
AA52
AB53
AD53
AD48
AB51
T48
T47
Y48
Y45
V48
V51
V53
Y53
Y51
L_BKLTEN
L_VDD_EN
L_BKLTCTL
L_DDC_CLK
L_DDC_DATA
L_CTRL_CLK
L_CTRL_DATA
LVD_IBG
LVD_VBG
LVD_VREFH
LVD_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3
LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3
CRT_BLUE
CRT_GREEN
CRT_RED
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_VSYNC
DAC_IREF
CRT_IRTN
PCH Ibex Peak-M
SDVO_CTRLDATA
LVDS
DDPC_CTRLDATA
Digital Display Interface
DDPD_CTRLDATA
CRT
SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP
SDVO_CTRLCLK
DDPB_AUXN
DDPB_AUXP
DDPB_HPD
DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P
DDPC_CTRLCLK
DDPC_AUXN
DDPC_AUXP
DDPC_HPD
DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_CTRLCLK
DDPD_AUXN
DDPD_AUXP
DDPD_HPD
DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P
BJ46
BG46
BJ48
BG48
BF45
BH45
T51
T53
BG44
BJ44
AU38
BD42
BC42
BJ42
BG42
BB40
BA40
AW38
BA38
Y49
AB49
BE44
BD44
AV40
BE40
BD40
BF41
BH41
BD38
BC38
BB36
BA36
U50
U52
BC46
BD46
AT38
BJ40
BG40
BJ38
BG38
BF37
BH37
BE36
BD36
DPC_HPD_Q
IGPU_DDPC_CLK [30]
IGPU_DDPC_DATA [30]
IGPU_DPC_LINE0_N [30]
IGPU_DPC_LINE0_P [30]
IGPU_DPC_LINE1_N [30]
IGPU_DPC_LINE1_P [30]
IGPU_DPC_LINE2_N [30]
IGPU_DPC_LINE2_P [30]
IGPU_DPC_LINE3_N [30]
IGPU_DPC_LINE3_P [30]
2
0311
For a Switch-able Graphics implementation
INTEL recommand , refer DG1.5 page 48 1
DDI Port C : HDMI/DVI Signals Mapping
DDPC_0 : TMDSC_DATA2
DDPC_1 : TMDSC_DATA1
DDPC_2 : TMDSC_DATA0
DDPC_3 : TMDSC_CLK
1
B B
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
RGB
IGPU_CRT_BLUE
IGPU_CRT_GREEN
IGPU_CRT_RED
LVDS_DDC_CLK
LVDS_DDC_DATA
IGPU_CRT_CLK
IGPU_CRT_DATA
IGPU_DDPC_CLK
IGPU_DDPC_DATA
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥 㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
R867 RES 150ȍ 1% 1/16W SMT0402 LR
R850 RES 150ȍ 1% 1/16W SMT0402 LR
R847 RES 150ȍ 1% 1/16W SMT0402 LR
R350 2.2Kȍ 5% 1/16W SMT0402 LR
R351 2.2Kȍ 5% 1/16W SMT0402 LR
R888 2.2Kȍ 5% 1/16W SMT0402 LR
R882 2.2Kȍ 5% 1/16W SMT0402 LR
R152 2.2Kȍ 5% 1/16W SMT0402 LR
R158 2.2Kȍ 5% 1/16W SMT0402 LR
5VDDM
5VDDM [10,15,20,21,30,32,33,34,36,38,43,44,45,46,47,51,53,54,55,56]
3VDDM
3VDDM [4,10,11,12,13,14,15,16,18,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
2
5VDDM
3VDDM
3VDDM
V0.2 0815 CHANGE NET
0429
3VDDM
MoW WW17 Update
Change pull-up to 3V standby on P.5
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
Title
Size Document Number Rev
C
Date: Sheet
(886-2) 8751-8751
PCA40D (Intel Calpella +AMD GPU M92 -S2)
IBEX PEAK-M LVDS/DDI(P0931E)
1
17 58 Thursday, September 03, 2009
0.2
of
㪛㪧㩷㪟㪧㪛
㪛㪧㩷㪟㪧㪛
㪛㪧㩷㪟㪧㪛 㪛㪧㩷㪟㪧㪛
5VDDM
G
Q103
DPC_HPD_Q
A A
TRANS M-FET-N BSS138_NL 50V 0.22A SOT-23 3PIN FAIRCHILD LR
D
S
0311 modfiy refer DG1.5 page 150
0407 modfiy refer DGU1.52 page 11
0413 source and drain reversed refer MOW15 page5
select a passgate N-MOSFET device that has a Vgs <=1.5 V
R762
100Kȍ 5% 1/16W SMT0402 LR
DPC_HPD [30]
0615 CHANGE TO 110K SCHEMATIC CHECKLIST REV 1.6
http://hobi-elektronika.net
5
4
3
5
D D
C C
B B
A A
0410
0417
0505 SWAP signal
PCI_REQ#0
PCI_PERR#
PCI_DEVSEL#
INT_PIRQA#
PCI_REQ#1
PCI_TRDY#
EC_SMI#_C
PCI_LOCK#
V0.2 0812 change NET
CARD_RST#
BT_SCI
INT_PIRQB#
BT_ON_PCH#
INT_PIRQC#
PCI_STOP#
PCH_GPIO2
PCI_SERR#
PCI_IRDY#
INT_PIRQD#
0502
PCI_FRAME#
DGPU_SELECT#
ADD CARD_RST PATH
GPO2 Default / Core Power Rail
During Reset After Reset
Hi-Z Hi-Z
GPO3 Default / Core Power Rail
During Reset After Reset
Hi-Z Hi-Z
3VDDM
1 8
2 7
3 6
RP23
4 5
8.2Kȍ 5% SMT2010 8P4R 1/16W LR
1 8
2 7
3 6
RP30
4 5
8.2Kȍ 5% SMT2010 8P4R 1/16W LR
1 8
2 7
3 6
RP27
4 5
8.2Kȍ 5% SMT2010 8P4R 1/16W LR
1 8
2 7
3 6
RP28
4 5
8.2Kȍ 5% SMT2010 8P4R 1/16W LR
1 8
2 7
3 6
RP29
4 5
8.2Kȍ 5% SMT2010 8P4R 1/16W LR
10Kȍ 5% 1/16W SMT0402 LR
R925
5
CLK_LPC_MINI [41]
CLK_PCI_KBC [47]
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥 㪧㪬㪣㪣㪄㪬㪧㩷㪆㩷㪛㪦㪮㪥
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
0826 change NET fr om RF_ON_LED to PCH_GPIO12
DGPU_SELECT# [30]
CARD_RST# [35]
DGPU_PWM_SELECT # [30]
0826 change NET fr om RF_ON_LED to PCH_GPIO12
BT_ON_PCH# [45]
EC_SMI# [47]
DIODE STKY RB751V-40 40V 30mA SOD-323 2PIN PSI LR
V0.2 0815 ADD DIODE
CLK_PCI_FB [15]
OC0#
OC1#
OC2#
OC3#
OC4#
OC5#
OC6#
OC7#
RP 10Kȍ 5% SMT2010 1/16W 8P4R LR
RP 10Kȍ 5% SMT2010 1/16W 8P4R LR
4
BT_SCI [45]
D60
MoW WW01 Update
PCI Serial Resistor to 22 Ohm
1
8
2
7
3
6
RP25
4
5
1
8
2
7
3
6
RP24
4
5
4
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩿㪧㪚㪠㪃㪬㪪㪙㪃㪥㪭㪩㪘㪤㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩿㪧㪚㪠㪃㪬㪪㪙㪃㪥㪭㪩㪘㪤㩷㪀
㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩿㪧㪚㪠㪃㪬㪪㪙㪃㪥㪭㪩㪘㪤㩷㪀 㪠㪙㪜㪯㪧㪜㪘㪢㪄㪤㩿㪧㪚㪠㪃㪬㪪㪙㪃㪥㪭㪩㪘㪤㩷㪀
U59E
H40
AD0
N34
AD1
C44
AD2
A38
AD3
C36
AD4
J34
AD5
A40
AD6
D45
AD7
E36
AD8
H48
AD9
E40
AD10
C40
AD11
M48
AD12
M45
AD13
F53
AD14
M40
AD15
M43
AD16
J36
AD17
K48
AD18
F40
AD19
C42
AD20
K46
AD21
M51
AD22
J52
AD23
K51
AD24
L34
AD25
F42
AD26
J40
AD27
G46
AD28
F44
AD29
P N
R891 22ȍ 5% 1/16W SMT0402 LR
R886 22ȍ 5% 1/16W SMT0402 LR
R371 22ȍ 5% 1/16W SMT0402 LR
INT_PIRQA#
INT_PIRQB#
INT_PIRQC#
INT_PIRQD#
PCI_REQ#0
PCI_REQ#1
PCI_GNT#0
PCI_GNT#1
PCI_GNT#3
PCH_GPIO2
BT_SCI
EC_SMI#_C
PCI_SERR#
PCI_PERR#
PCI_IRDY#
PCI_DEVSEL#
PCI_FRAME#
PCI_LOCK#
PCI_STOP#
PCI_TRDY#
PLT_RST#
CLK_LPC_MINI_R
CLK_PCI_FB_R
CLK_PCI_KBC_R
M47
H36
J50
G42
H47
G34
G38
H51
B37
A44
F51
A46
B45
M53
F48
K45
F36
H53
B41
K53
A36
A48
K6
E44
E50
A42
H44
F46
C46
D49
D41
C48
M7
D5
N52
P53
P46
P51
P48
PCH Ibex Peak-M
AD30
AD31
C/BE0#
C/BE1#
C/BE2#
C/BE3#
PIRQA#
PIRQB#
PIRQC#
PIRQD#
REQ0#
REQ1# / GPIO50
REQ2# / GPIO52
REQ3# / GPIO54
GNT0#
GNT1# / GPIO51
GNT2# / GPIO53
GNT3# / GPIO55
PIRQE# / GPIO2
PIRQF# / GPIO3
PIRQG# / GPIO4
PIRQH# / GPIO5
PCIRST#
SERR#
PERR#
IRDY#
PAR
DEVSEL#
FRAME#
PLOCK#
STOP#
TRDY#
PME#
PLTRST#
CLKOUT_PCI0
CLKOUT_PCI1
CLKOUT_PCI2
CLKOUT_PCI3
CLKOUT_PCI4
PCI
3
NV_CE#0
NV_CE#1
NV_CE#2
NV_CE#3
NV_DQS0
NV_DQS1
NV_DQ0 / NV_IO0
NV_DQ1 / NV_IO1
NV_DQ2 / NV_IO2
NV_DQ3 / NV_IO3
NV_DQ4 / NV_IO4
NV_DQ5 / NV_IO5
NV_DQ6 / NV_IO6
NV_DQ7 / NV_IO7
NV_DQ8 / NV_IO8
NV_DQ9 / NV_IO9
NV_DQ10 / NV_IO10
NV_DQ11 / NV_IO11
NV_DQ12 / NV_IO12
NVRAM USB
NV_DQ13 / NV_IO13
NV_DQ14 / NV_IO14
NV_DQ15 / NV_IO15
NV_ALE
NV_CLE
NV_RCOMP
NV_RB#
NV_WR#0_RE#
NV_WR#1_RE#
NV_WE#_CK0
NV_WE#_CK1
USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P
USBRBIAS#
USBRBIAS
O
C0# / GPIO59
OC1# / GPIO40
OC2# / GPIO41
OC3# / GPIO42
OC4# / GPIO43
OC5# / GPIO9
OC6# / GPIO10
OC7# / GPIO14
3VDDA
R951
0ȍ 5% 1/16W SMT0402 LR(NU)
3VDDM
U65
5 3
PLT_RST#
DL-IC NC7S08P5X_NL SC70 5PIN FAIRCHILD LR
1
2
http://hobi-elektronika.net
3
AY9
BD1
AP15
BD8
AV9
BG8
AP7
AP6
AT6
AT9
BB1
AV6
BB3
BA4
BE4
BB6
BD6
BB7
BC8
BJ8
BJ6
BG6
NV_ALE
BD3
NV_CLE
AY6
NV_RCOMP
AU2
AV7
AY8
AY5
AV11
BF5
H18
J18
A18
C18
N20
P20
J20
L20
F20
G20
A20
C20
M22
N22
B21
D21
H22
J22
E22
F22
A22
C22
G24
H24
L24
M24
A24
C24
USB_BIAS
B25
D25
OC0#
N16
OC1#
J16
OC2#
F16
OC3#
L16
OC4#
E14
OC5#
G16
OC6#
F12
OC7#
T15
C1005
0.1UF 16V 10% SMT0402 X7R LR
4
R964
100Kȍ 5% 1/16W SMT0402 LR
R811 1Kȍ 5% 1/16W SMT0402 LR(NU)
R818 1Kȍ 5% 1/16W SMT0402 LR(NU)
R829
RES 32.4ȍ 1% 1/16W SMT0402 LR
USB_PN0 [43]
USB_PP0 [43]
USB_PN1 [45]
USB_PP1 [45]
USB_PN2 [45]
USB_PP2 [45]
USB_PN3 [35]
USB_PP3 [35]
USB_PN4 [42]
USB_PP4 [42]
USB_PN5 [40]
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷 㪝㫆㫉㩷㪟㪤㪌㪌㩷㪪㫂㫌㩷
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼 㪬㪪㪙㩷㪧㫆㫉㫋㩷㪉㪃㩷㪊㩷㪸㫉㪼
㪛㫀㫊㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻 㪛㫀㫊㪸㪹㫃㪼㪻
R928
22ȍ 1% 1/16W SMT0402 LR
V0.2 0815 Change 22 ohm for USB eye
PLTRST# [4,24,38,40,41,42,47]
USB_PP5 [40]
USB_PN8 [41]
USB_PP8 [41]
USB_PN9 [45]
USB_PP9 [45]
USB_PN10 [43]
USB_PP10 [43]
USB_PN11 [43]
USB_PP11 [43]
USB_PN12 [46]
USB_PP12 [46]
V_NVRAM_VCCQ [20]
2
V_NVRAM_VCCQ
0430
3VDDA
3VDDA [4,14,15,16,19,21,23,32,38,40,41,42,43,45,46,47,51,52]
V_NVRAM_VCCQ
3VDDM
3VDDM [4,10,11,12,13,14,15,16,17,19,20,21,23,24,25,28,32,33,34,35,36,38,40,41,42,45,46,47,51,53,54,55,56]
2
㪼㪪㪘㪫㪘㪆㪬㪪㪙㩷㪧㫆㫉㫋
㪼㪪㪘㪫㪘㪆㪬㪪㪙㩷㪧㫆㫉㫋
㪼㪪㪘㪫㪘㪆㪬㪪㪙㩷㪧㫆㫉㫋 㪼㪪㪘㪫㪘㪆㪬㪪㪙㩷㪧㫆㫉㫋
㪙㪫㩷㪽㫆㫉㩷㪩㪝㩷㪫㪼㫊㫋㩷㪥㪼㫎㩷㪧㪸㫉㫋
㪙㪫㩷㪽㫆㫉㩷㪩㪝㩷㪫㪼㫊㫋㩷㪥㪼㫎㩷㪧㪸㫉㫋
㪙㪫㩷㪽㫆㫉㩷㪩㪝㩷㪫㪼㫊㫋㩷㪥㪼㫎㩷㪧㪸㫉㫋 㪙㪫㩷㪽㫆㫉㩷㪩㪝㩷㪫㪼㫊㫋㩷㪥㪼㫎㩷㪧㪸㫉㫋
㪮㪼㪹㩷㪚㪸㫄
㪮㪼㪹㩷㪚㪸㫄
㪮㪼㪹㩷㪚㪸㫄 㪮㪼㪹㩷㪚㪸㫄
㪚㪸㫉㪻㩷㪩㪼㪸㪻㪼㫉
㪚㪸㫉㪻㩷㪩㪼㪸㪻㪼㫉
㪚㪸㫉㪻㩷㪩㪼㪸㪻㪼㫉 㪚㪸㫉㪻㩷㪩㪼㪸㪻㪼㫉
㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪟㪪㪛㪧㪘㩷㪀
㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪟㪪㪛㪧㪘㩷㪀
㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪟㪪㪛㪧㪘㩷㪀 㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪟㪪㪛㪧㪘㩷㪀
㪜㫏㫇㫉㪼㫊㫊㩷㪚㪸㫉㪻
㪜㫏㫇㫉㪼㫊㫊㩷㪚㪸㫉㪻
㪜㫏㫇㫉㪼㫊㫊㩷㪚㪸㫉㪻 㪜㫏㫇㫉㪼㫊㫊㩷㪚㪸㫉㪻
㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪮㪣㪘㪥㩷㪀
㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪮㪣㪘㪥㩷㪀
㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪮㪣㪘㪥㩷㪀 㪤㫀㫅㫀㩷㪚㪸㫉㪻㩷㩿㪮㪣㪘㪥㩷㪀
㪙㫃㫌㪼㩷㪫㫆㫆㫋㪿
㪙㫃㫌㪼㩷㪫㫆㫆㫋㪿
㪙㫃㫌㪼㩷㪫㫆㫆㫋㪿 㪙㫃㫌㪼㩷㪫㫆㫆㫋㪿
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅 㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅
㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅 㪬㪪㪙㩷㪧㫆㫉㫋㩷㪚㫆㫅㫅
㪝㫀㫅㪾㪼㫉㩷㪧㫉㫀㫅㫋
㪝㫀㫅㪾㪼㫉㩷㪧㫉㫀㫅㫋
㪝㫀㫅㪾㪼㫉㩷㪧㫉㫀㫅㫋 㪝㫀㫅㪾㪼㫉㩷㪧㫉㫀㫅㫋
0520 Default change to SPI
3VDDA
V_NVRAM_VCCQ
3VDDM
1
㪛㪤㪠㩷㪫㪼㫉㫄㫀㫅㪸㫋㫀㫆㫅㩷㪭㫆㫃㫋㪸㪾㪼
㪛㪤㪠㩷㪫㪼㫉㫄㫀㫅㪸㫋㫀㫆㫅㩷㪭㫆㫃㫋㪸㪾㪼
㪛㪤㪠㩷㪫㪼㫉㫄㫀㫅㪸㫋㫀㫆㫅㩷㪭㫆㫃㫋㪸㪾㪼 㪛㪤㪠㩷㪫㪼㫉㫄㫀㫅㪸㫋㫀㫆㫅㩷㪭㫆㫃㫋㪸㪾㪼
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪥㪭㪶㪚㪣㪜
㪥㪭㪶㪚㪣㪜
㪥㪭㪶㪚㪣㪜 㪥㪭㪶㪚㪣㪜
internal pull down
㪪㪼㫋㩷㫋㫆㩷㪭㫊㫊㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪪㪼㫋㩷㫋㫆㩷㪭㫊㫊㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪇㪇㪇㪇
㪪㪼㫋㩷㫋㫆㩷㪭㫊㫊㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪪㪼㫋㩷㫋㫆㩷㪭㫊㫊㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪈㪈㪈㪈 㪪㪼㫋㩷㫋㫆㩷㪭㪺㪺
㪪㪼㫋㩷㫋㫆㩷㪭㪺㪺
㪪㪼㫋㩷㫋㫆㩷㪭㪺㪺 㪪㪼㫋㩷㫋㫆㩷㪭㪺㪺
㪠㫅㫋㪼㫃㩷㪘㪫㪄㪻
㪠㫅㫋㪼㫃㩷㪘㪫㪄㪻
㪠㫅㫋㪼㫃㩷㪘㪫㪄㪻 㪠㫅㫋㪼㫃㩷㪘㪫㪄㪻
㪝㫌㫅㪺㫋㫀㫆㫅
㪝㫌㫅㪺㫋㫀㫆㫅
㪝㫌㫅㪺㫋㫀㫆㫅 㪝㫌㫅㪺㫋㫀㫆㫅
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪥㪭㪶㪘㪣㪜
㪥㪭㪶㪘㪣㪜
㪥㪭㪶㪘㪣㪜 㪥㪭㪶㪘㪣㪜
internal pull down
㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪇㪇㪇㪇
㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪜㫅㪸㪹㫃㪼㪻
㪜㫅㪸㪹㫃㪼㪻
㪈㪈㪈㪈
㪜㫅㪸㪹㫃㪼㪻 㪜㫅㪸㪹㫃㪼㪻
㪪㪫㪩㪘㪧
㪪㪫㪩㪘㪧
㪪㪫㪩㪘㪧 㪪㪫㪩㪘㪧
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪
㪪㪠㪞㪥㪘㪣㪪 㪪㪠㪞㪥㪘㪣㪪
㪙㫆㫆㫋㩷㪙㪠㪦㪪
㪙㫆㫆㫋㩷㪙㪠㪦㪪
㪙㫆㫆㫋㩷㪙㪠㪦㪪 㪙㫆㫆㫋㩷㪙㪠㪦㪪
㪪㫋㫉㪸㫇
㪪㫋㫉㪸㫇
㪪㫋㫉㪸㫇 㪪㫋㫉㪸㫇
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪧㪚㪠㪶㪞㪥㪫㩺㪇
㪧㪚㪠㪶㪞㪥㪫㩺㪇 㪧㪚㪠㪶㪞㪥㪫㩺㪈
㪧㪚㪠㪶㪞㪥㪫㩺㪇 㪧㪚㪠㪶㪞㪥㪫㩺㪇
㪇㪇㪇㪇㪇
PCI_GNT#0
PCI_GNT#1
㪫㫆㫇㪄㪙㫃㫆㪺㫂㩷㫊㫎㪸㫇㩷㫆㫍㪼㫉㫉㫀㪻㪼
㪫㫆㫇㪄㪙㫃㫆㪺㫂㩷㫊㫎㪸㫇㩷㫆㫍㪼㫉㫉㫀㪻㪼
㪫㫆㫇㪄㪙㫃㫆㪺㫂㩷㫊㫎㪸㫇㩷㫆㫍㪼㫉㫉㫀㪻㪼 㪫㫆㫇㪄㪙㫃㫆㪺㫂㩷㫊㫎㪸㫇㩷㫆㫍㪼㫉㫉㫀㪻㪼
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢 㪪㪸㫄㫇㫃㪼㪻㩷㪙㫐㩷㪑㩷㪧㪮㪩㪦㪢
㪧㪚㪠㪶㪞㪥㪫㩺㪊
㪧㪚㪠㪶㪞㪥㪫㩺㪊
㪧㪚㪠㪶㪞㪥㪫㩺㪊 㪧㪚㪠㪶㪞㪥㪫㩺㪊
㪇㩿㪪㪫㪬㪝㪝㪀
㪇㩿㪪㪫㪬㪝㪝㪀
㪇㩿㪪㪫㪬㪝㪝㪀 㪇㩿㪪㪫㪬㪝㪝㪀
㪈㩿㪥㪦㪶㪪㪫㪬㪝㪝㪀
㪈㩿㪥㪦㪶㪪㪫㪬㪝㪝㪀
㪈㩿㪥㪦㪶㪪㪫㪬㪝㪝㪀 㪈㩿㪥㪦㪶㪪㪫㪬㪝㪝㪀
PCI_GNT#3
Title
Size Document Number Rev
Date: Sheet
㪧㪚㪠㪶㪞㪥㪫㩺㪈
㪧㪚㪠㪶㪞㪥㪫㩺㪈 㪧㪚㪠㪶㪞㪥㪫㩺㪈
㪇
㪇㪇
㪈
㪈㪈
R397 1Kȍ 5% 1/16W SMT0402 LR(NU)
R393 1Kȍ 5% 1/16W SMT0402 LR(NU)
㪜㫅㪸㪹㫃㪼㪻
㪜㫅㪸㪹㫃㪼㪻
㪜㫅㪸㪹㫃㪼㪻 㪜㫅㪸㪹㫃㪼㪻
㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪛㫀㫊㪸㪹㫃㪼㪻㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
R908 1Kȍ 5% 1/16W SMT0402 LR(NU)
First Interna tional Computer, In c.
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2) 8751-8751
㪙㫆㫆㫋㩷㪙㪠㪦㪪
㪙㫆㫆㫋㩷㪙㪠㪦㪪
㪙㫆㫆㫋㩷㪙㪠㪦㪪 㪙㫆㫆㫋㩷㪙㪠㪦㪪
㪣㪧㪚㩷㪙㪠㪦㪪㩷
㪣㪧㪚㩷㪙㪠㪦㪪㩷
㪣㪧㪚㩷㪙㪠㪦㪪㩷 㪣㪧㪚㩷㪙㪠㪦㪪㩷
㪪㪧㪠㩷㪙㪠㪦㪪㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
㪪㪧㪠㩷㪙㪠㪦㪪㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪈㪈㪈㪈㪈
㪪㪧㪠㩷㪙㪠㪦㪪㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀 㪪㪧㪠㩷㪙㪠㪦㪪㩷㩿㪛㪼㪽㪸㫌㫃㫋㪀
PCA40D (Intel Calpella +AMD GPU M92 -S2)
C
IBEX PEAK-M PCI/USB/NVRAM(P0931E)
1
18 58 Thursday, September 03, 2009
0.2
of