Finisar AN-2030 User Manual

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Application Note AN-2030 2

Digital Diagnostic Monitoring Interface 3

for SFP Optical Transceivers 4

1. Scope and Overview 6

This document defines an enhanced digital diagnostic monitoring interface available in 8 Finisar SFP and GBIC optical transceivers. The interface allows real time access to 9 device operating parameters, and it includes a sophisticated system of alarm and 10 warning flags which alerts end-users when particular operating parameters are outside 11 of a factory set normal range. The interface is fully compliant with SFF-8472, “Digital 12 Diagnostic Monitoring Interface for Optical Transceivers", revision 9.3. 13 14 These digital diagnostic features are implemented in all Finisar SFP transceivers that 15 contain a “D” in the part number suffix (for example, FTRJ-1319-7D-2.5), as well as 16 DWDM and CWDM GBICs. All next generation Finisar SFPs utilizing the new part 17 numbering scheme (e.g. FTRJ1621P1BCL) also have the same diagnostic capability. 18 19 The interface is an extension of the serial ID interface defined in the GBIC specification 20 as well as the SFP MSA. Both specifications define a 256-byte memory map in 21 EEPROM, which is accessible over a 2-wire serial interface at the 8 bit address 22 1010000X (A0h). The digital diagnostic monitoring interface makes use of the 8 bit 23 address 1010001X (A2h), so the originally defined serial ID memory map remains 24 unchanged. The interface is identical to, and is thus fully backward compatible with both 25 the GBIC Specification and the SFP Multi Source Agreement. The complete interface is 26 described in Section 3 below. 27 28 The operating and diagnostics information is monitored and reported by a Digital 29 Diagnostics Transceiver Controller (DDTC), which is accessed via a 2-wire serial bus. 30 Its physical characteristics are defined in Section 4. 31

32 33 34

2. Applicable Documents 35 36

Gigabit Interface Converter (GBIC). SFF document number: SFF-0053, rev. 5.5, 37

September 27, 2000. 38

39 Small Form Factor Pluggable (SFP) Transceiver MultiSource Agreement (MSA), 40 September 14, 2000. 41 42 Digital Diagnostic Monitoring Interface for Optical Transceivers: SFF-8472, Draft 43 Revision 9. 3, August 1, 2002. 44 45 46

9/26/02 Revision D Page 1

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

3. Enhanced Digital Diagnostic Interface Definition 2

Overview 4

5 The enhanced digital diagnostic interface is a superset of the MOD-DEF interface 6 defined in the SFP MSA document dated September 14, 2000. The 2-wire interface pin 7 definitions, hardware, and timing are clearly defined there, as well as in Section 4 8 below. This section describes an extension to the memory map defined in the SFP 9 MSA. The enhanced interface uses the two wire serial bus address 1010001X (A2h) to 10 provide diagnostic information about the module’s present operating conditions. A 11 memory map is shown in Figure 3.1 below. 12 13 The transceiver generates this diagnostic data by digitizati on of internal analog signals. 14 Calibration and alarm threshold data is written during device manufacture. 15 16 In addition to generating digital readings of internal analog values, the device generates 17 various status bits based on comparison between current values and factory-preset 18 limits. 19

9/26/02 Revision D Page 2

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Figure 3.1: Digital Diagnostic Memory Map 2

2 wire address 1010000X (A0h)

4 5

7 8 9 10

11 12 13 14 15

127

16 17 18 19 20 21 22 23 24 25 26

255

27 28 29 30 31 32 33 34 35 36 37 Specific Data Field Descriptions 38

Serial ID Defined by

SFP MSA (96 bytes)

Vendor Specific

(32 bytes)

Reserved in SFP

MSA (128 bytes)

2 wire address 1010001X (A2h)

Alarm and Warning

Thresholds (56 bytes)

Cal Constants

(40 bytes)

Real Time Diagnostic

Interface (24 bytes)

119

Password Entry (8 bytes)

127

User Writable

EEPROM (120 bytes)

247

Control Functions (8 bytes)

255

The information in italics in Table 3.1 indicates fields that are specific to the digital 40 diagnostics functions. 41

9/26/02 Revision D Page 3

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Indicates which optional enhanced features are implemented (if any)

Table 3.1 Serial ID: Data Fields – Address A0 1

Data

Address

0 1 Identifier Type of serial transceiver (see table 3.2) 1 1 Ext. Identifier Extended identifier of type of serial transceiver 2 1 Connector Code for connector type (see table 3.3)

3-10 8 Transceiver Code for electronic compatibility or optical compatibility

11 1 Encoding Code for serial encoding algorithm (see table 3.5) 12 1 BR, Nominal Nominal bit rate, units of 100 MBits/sec. 13 1 Reserved 14 1 Length(9µm) -

15 1 Length (9 µm) Link length supported for 9/125 µm fiber, units of 100 m 16 1 Length (50µm) Link length supported for 50/125 µm fiber, units of 10 m 17 1 Length (62.5µm) Link length supported for 62.5/125 µm fiber, units of 10 m 18 1 Length (Copper) Link length supported for copper, units of meters 19 1 Reserved

20-35 16 Vendor name SFP vendor name (ASCII)

36 1 Reserved DWDM channel spacing - DWDM modules only 37-39 3 Vendor OUI SFP vendor IEEE company ID 40-55 16 Vendor PN Part number provided by SFP vendor (ASCII) 56-59 4 Vendor rev Revision level for part number provided by vendor (ASCII) 60-61 2 Wavelength Laser wavelength

62 1 Reserved DWDM wavelength fraction - DWDM modules only

63 1 CC_BASE Check code for Base ID Fields (addresses 0 to 62)

64-65 2

66 1

67 1 68-83 16 84-91 8

92 1

93 1

94 1

95 1

96-127 32

128-255 128

Size

(Bytes)

Monitoring Type

Vendor Specific Vendor Specific EEPROM

Name of

Field

BASE ID FIELDS

(see table 3.4)

Link length supported for 9/125 µm fiber, units of km

EXTENDED ID FIELDS

Options Indicates which optional transceiver signals are implemented

(see table 3.6)

BR, max Upper bit rate margin, units of %

BR, min Lower bit rate margin, units of %

Vendor SN Serial number provided by vendor (ASCII)

Date code Vendor’s manufacturing date code (see table 3.7)

Diagnostic

Enhanced

Options

SFF-8472

Compliance

CC_EXT Check code for the Extended ID Fields (addresses 64 to 94)

Reserved Reserved for future use.

Indicates which type of diagnostic monitoring is implemented (if any) in the transceiver (see Table 3.8)

in the transceiver (see Table 3.9)

Indicates which revision of SFF-8472 the transceiver complies with. (see table 3.11)

VENDOR SPECIFIC ID FIELDS

Description of Field

9/26/02 Revision D Page 4

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Identifier 1

The identifier value specifies the physical device described by the serial information. 2 This value shall be included in the serial data. The defined identifier values are shown in 3 table 3.2. Finisar SFP modules have this byte set to 03h. Finisar GBIC modules have 4 this byte set to 01h. 5

TABLE 3.2: Identifier values 6

Value Description of physical device

00h Unknown or unspecified 01h GBIC 02h Module/connector soldered to motherboard

03h SFP

04-7Fh Reserved

80-FFh Vendor specific

8 9

Extended Identifier 10

The extended identif ier value provides additional information about the transceiver. 11 The field is set to 04h for all non-custom SFP and GBIC modules indicating serial ID 12

module definition. 13 14

Connector 15 The connector value indicates the external connector provided on the interface. This 16

value shall be included in the serial data. The defined connector values are shown in 17 table 3.3. Note that 01h – 05h are not SFP compatible, and are included for 18 compatibility with GBIC standards. Finisar optical SFP modules currently have this byte 19

set to 07h (optical LC connector). GBIC modules have the byte set to 01h (SC). 20 21

9/26/02 Revision D Page 5

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

TABLE 3.3: Connector values 2

Value Description of connector

00h Unknown or unspecified 01h 02h 03h 04h 05h 06h FiberJack

07h LC

08h MT-RJ

09h MU 0Ah SG 0Bh Optical pigtail

0C-1Fh Reserved

20h HSSDC II

21h Copper Pigtail

22h-7Fh Reserved

80-FFh Vendor specific

SC Fibre Channel Style 1 copper connector Fibre Channel Style 2 copper connector BNC/TNC Fibre Channel coaxial headers

9/26/02 Revision D Page 6

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Transceiver 1

The following bit significant indicators define the electronic or optical interfaces that are 2 supported by the transceiver. At least one bit shall be set in this field. For Fibre Channel 3 transceivers, the Fibre Channel speed, transmission media, transmitter technology, and 4 distance capability shall all be indicated. The SONET Compliance Codes are described 5 in more detail in table 3.4a. 6

Table 3.4: Transceiver codes 7

Data Addr

3 7-0 Reserved 7 7 very long distance (V) 4 7-5 Reserved 7 6 short distance (S)

4 4 SONET reach specifier bit 1 7 4 long distance (L) 4 3 SONET reach specifi er bit 2 Fibre Channel transmitter technology 4 2 OC 48, long reach 7 3-2 Reserved 4 1 OC 48, intermediate reach 7 1 Longwave laser (LC) 4 0 OC 48 short reach 7 0 Electrical inter-enclosure (EL) 5 7 Reserved 8 7 Electrical intra-enclosure (EL) 5 6 OC 12, single mode long reach 8 6 Shortwave laser w/o OFC (SN) 5 5 OC 12, single mode inter. reach 8 5 Shortwave laser w/ OFC (SL) 5 4 OC 12 multi-mode short reach 8 4 Longwave laser (LL) 5 3 Reserved 8 0-3 Reserved 5 2 OC 3, single mode long reach 5 1 OC 3, single mode inter. reach Fibre Channel transmission media 5 0 OC 3, multi-mode short reach 9 7 Twin Axial Pair (TW)

9 6 Shielded Twisted Pair (TP) 9 5 Miniature Coax (MI)

6 7-4 Reserved 9 3 Multi-mode, 62.5m (M6) 6 3 1000BASE-T 9 2 Multi-mode, 50 m (M5) 6 2 1000BASE-CX 9 1 Reserved 6 1 1000BASE-LX 9 0 Single Mode (SM) 6 0 1000BASE-SX

Fibre Channel speed 10 7-5 Reserved 10 4 400 MBytes/Sec 10 3 Reserved 10 2 200 MBytes./Sec 10 1 Reserved 10 0 100 MBytes/Sec

Bit

Reserved Standard Compliance Codes Fibre Channel link length

SONET Compliance Codes 7 5 intermediate distance (I)

Gigabit Ethernet Compliance Codes 9 4 Video Coax (TV)

Description of transceiver Data

Addr

Bit1 Description of transceiver

Bit 7 is the high order bit and is transmitted first in each byte.

9/26/02 Revision D Page 7

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

The SONET compliance code bits allow the host to determine with which specifications 1 a SONET transceiver complies. For each bit rate defined in Table 3.5 (OC -3, OC-12, 2 OC-48), SONET specifies short reach (SR), intermediate reach (IR), and long reach 3 (LR) requirements. For each of the three bit rates, a single short reach (SR) 4 specification is defined. Two variations of intermediate reach (IR-1, IR-2) and three 5 variations of long reach (LR-1, LR-2, and LR-3) are also defined for each bit rate. Byte 6 4, bits 0-2, and byte 5, bits 0-7 allow the user to determine which of the three reaches 7 has been implemented – short, intermediate, or long. Two additional bits (byte 4, bits 3-8

4) are necessary to discriminate between different intermediate or long reach variations. 9 These codes are defined in Table 3.4a. 10

Table 3.4a: SONET Reach Specifiers 11

Speed Reach Specifier bit 1 Specifier bit 2 Description

OC-3/OC-12/OC-48 Short 0 0 SONET SR compliant OC-3/OC-12/OC-48 Intermediate 1 0 SONET IR-1 compliant OC-3/OC-12/OC-48 Intermediate 0 1 SONET IR-2 compliant OC-3/OC-12/OC-48 Long 1 0 SONET LR-1 compliant OC-3/OC-12/OC-48 Long 0 1 SONET LR-2 compliant OC-3/OC-12/OC-48 Long 1 1 SONET LR-3 compliant

Encoding 13

The encoding value indicates the serial encoding mechanism that is the nominal design 14 target of the particular SFP. The value shall be contained in the serial data. The defined 15 encoding values are shown in table 3.5. Finisar Gigabit Ethernet/Fibre Channel 16 transceivers have this byte set to 01h (8B/10B encoding), and SONET transceivers 17 (including all SONET multi-rate transceivers) are set to 05h (SONET Scrambled). 18

Table 3.5: Encoding codes 19

Code Description of encoding mechanism

00h Unspecified

01h 8B10B

02h 4B5B 03h NRZ 04h Manchester

05h SONET Scrambled

06h -FFh Reserved

9/26/02 Revision D Page 8

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

BR, nominal 1

The nominal bit rate (BR, nominal) is specified in units of 100 Megabits per second, 2 rounded off to the nearest 100 Megabits per second. The bit rate includes those bits 3 necessary to encode and delimit the signal as well as those bits carrying data 4 information. A value of 0 indicates that the bit rate is not specified and must be 5 determined from the transceiver technology. The actual information transfer rate will 6 depend on the encoding of the data, as defined by the encoding value. 7

8 Length (9µ)-km 9

Note that this field is an addition to EEPROM data from the original GBIC definition. 10 This value specifies the link length that is supported by the transceiver while operating 11 in compliance with the applicable standards using single mode fiber. The value is in 12 units of kilometers. A value of 255 means that the transceiver supports a link length 13 greater than 254 km. A value of zero means that the transceiver does not support single 14 mode fiber or that the length information must be determined from the transceiver 15 technology. 16

17 Length (9µ) 18

This value specifies the link length that is supported by the transceiver while operating 19 in compliance with the applicable standards using single mode fiber. The value is in 20 units of 100 meters. A value of 255 means that the transceiver supports a link length 21 greater than 25.4 km. A value of zero means that the transceiver does not support 22 single mode fiber or that the length information must be determined from the transceiver 23 technology. 24

Length (50µ) 26

This value specifies the link length that is supported by the transceiver while operating 27 in compliance with the applicable standards using 50 micron multi-mode fiber. The 28 value is in units of 10 meters. A value of 255 means that the transceiver supports a link 29 length greater than 2.54 km. A value of zero means that the transceiver does not 30 support 50 micron multi -mode fiber or that the length information must be determined 31 from the transceiver technology. 32

Length (62.5µ) 34

This value specifies the link length that is supported by the transceiver while operating 35 in compliance with the applicable standards using 62.5 micron multi-mode fiber. The 36 value is in units of 10 meters. A value of 255 mea ns that the transceiver supports a link 37 length greater than 2.54 km. A value of zero means that the transceiver does not 62.5 38 micron multi-mode fiber or that the length information must determined from the 39

9/26/02 Revision D Page 9

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

transceiver technology. It is common for the trans ceiver to support both 50 micron and 1

62.5 micron fiber. 2 3

Length (Copper) 4

This value specifies the minimum link length that is supported by the transceiver while 5 operating in compliance with the applicable standards using copper cable. The value is 6 in units of 1 meter. A value of 255 means that the transceiver supports a link length 7 greater than 254 meters. A value of zero means that the transceiver does not support 8 copper cables or that the length information must be determined from the transceiver 9 technology. Further information about the cable design, equalization, and connectors is 10 usually required to guarantee meeting a particular length requirement. 11

Vendor name 13

The vendor name is a 16 character field that contains ASCII characters, left-aligned and 14 padded on the right with ASCII spaces (20h). The vendor name shall be the full name of 15 the corporation, a commonly accepted abbreviation of the name of the corporation, the 16 SCSI company code for the corporation, or the stock exchange code for the corporation. 17 At least one of the vendor name or the vendor OUI fields shall contain valid serial data. 18 Finisar transceivers contain the text string “FINISAR CORP.” in this address. 19

DWDM Channel Spacing 21

Byte 36 is reserved (set to 00h) in the SFP MSA as well as in SFF-8472. Finisar 22 DWDM transceivers use this byte to indicate their channel spacing. DWDM channel 23 spacing is an 8 bit unsigned integer indicating the DWDM channel spacing in units of 24 gigahertz. This byte is set to 00h in all non-DWDM Finisar transceivers. 25

Vendor OUI 27

The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field that 28 contains the IEEE Company Identifier for the vendor. A value of all zero in the 3-byte 29 field indicates that the Vendor OUI is unspecified. Finisar transceivers contain the 30 values 00h, 90h and 65h in these addresses. 31

Vendor PN 33

The vendor part number (vendor PN) is a 16-byte field that contains ASCII characters, 34 left-aligned and padded on the right with ASCII spaces (20h), defining the vendor part 35 number or product name. A value of all zero in the 16-byte field indicates that the 36 vendor PN is unspecified. 37

9/26/02 Revision D Page 10

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Vendor Rev 1

The vendor revision number (vendor rev) is a 4-byte field that contains ASCII 2 characters, left-aligned and padded on the right with ASCII spaces (20h), defining the 3 vendor’s product revision number. A value of all zero in the 4-byte field indicates that 4 the vendor rev is unspecified. All legacy Finisar transceivers contain zero in all 4 bytes 5 or ASCII space (20h) in all four bytes or one of two place holders: “X1—“ or “1A—“. 6 Early versions of the digital diagnostic standard (SFF-8472), used a scale factor of 7 1µA/AD Count for interpreting laser bias current readings. SFF-8472 later changed the 8 scale factor to 2µA/AD Count. All Finisar modules using a scale factor of 2µA/AD Count 9 have an ASCII “A” written in byte 56 of this field. 10

11 Laser Wavelength 12

Nominal transmitter output wavelength at room temperature. This field is a 16 bit value 13 with byte 60 as high order byte and byte 61 as low order byte. The laser wavelength is 14 equal to the the 16 bit integer value in nm. This field allows the user to read the laser 15 wavelength directly, so it is not necessary to infer it from the transceiver “Code for 16 Electronic Compatibility” (bytes 3 – 10). This also allows specification of wavelengths 17 not covered in bytes 3 – 10, such as those used in coarse WDM systems. 18

DWDM Wavelength Fraction 20

Byte 62 is reserved (set to 00h) in the SFP MSA as well as SFF-8472. Finisar DWDM 21 transceivers use this byte in conjunction with bytes 60-61 to indicate the DWDM 22 transceiver laser wavelength. Bytes 60-61 provide the integer wavelength in units of 23 nm. In DWDM transceivers, by 62 provides the fractional wavelength in units of 24

0.01nm. Thus the wavelength for a particular DWDM transceiver is given by: 25 (byte 60,61) + (byte 62 * 0.01nm). In all non-DWDM Finisar transceivers, this byte is set 26

to 00h. 27 28 CC_BASE 29

The check code is a one byte code that can be used to verify that the first 64 bytes of 30 serial information in the SFP is valid. The check code shall be the low order 8 bits of the 31 sum of the contents of all the bytes from byte 0 to byte 62, inclusive. 32

9/26/02 Revision D Page 11

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Options 1

The bits in the option field shall specify the options implemented in the transceiver as 2 described in table 3.6. StandardFinisar SFP transceivers do not implement TX_FAULT 3

or RATE_SELECT, so byte 65 set to 00010010b. 4 5

Table 3.6: Option values 6

Data

Address

64 7-0 Reserved 65 7-6 Reserved 65 5 Indicates if RATE_SELECT is implemented. Finisar does not

65 4 TX_DISABLE is implemented and disables the serial output. 65 3 TX_FAULT signal implemented. 65 2 Loss of Signal implemented, signal inverted from definition in

65 1 Loss of Signal implemented, signal as defined in Table 1 of

65 0 Reserved

Bit Description of option

implement this feature. NOTE: Lack of implemention does not indicate lack of simultaneous compliance with multiple standard rates. Compliance with particular standards should be determined from Transceiver Code Section (Table 3.4)

Table 1 of the SFP MSA. NOTE: This is not standard SFP/GBIC behavior and should be avoided, since non-interoperable behavior results.

the SFP MSA.

7 BR, max 8

The upper bit rate limit at which the transceiver will still meet its specifications (BR, max) 9 is specified in units of 1% above the nominal bit rate. A value of zero indicates that this 10 field is not specified. 11

BR, min 13

The lower bit rate limit at which the transceiver will still meet its specifications (BR, min) 14 is specified in units of 1% below the nominal bit rate. A value of zero indicates that this 15 field is not specified. 16

17 Vendor SN 18

The vendor serial number (vendor SN) is a 16 character field that contains ASCII 19 characters, left-aligned and padded on the right with ASCII spaces (20h), defining the 20 vendor’s serial number for the transceiver. A value of all zero in the 16-byte field 21 indicates that the vendor PN is unspecified. 22

9/26/02 Revision D Page 12

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Date Code 2

The date code is an 8-byte field that contains the vendor’s date code in ASCII 3 characters. The date code is mandatory. The date code shall be in the format specified 4 by table 3.7. 5

Table 3.7: Date Code 6

Data

Address

84-85 86-87

88-89 90-91

ASCII code, two low order digits of year. (00 = 2000). ASCII code, digits of month (01 = Jan through 12 =

Dec) ASCII code, day of month (01 - 31)

ASCII code, vendor specific lot code, may be blank

Description of field

Diagnostic Monitoring Type 9

“Diagnostic Monitoring Type” is a 1 byte field with 8 single bit indicators describing how 10 diagnostic monitoring is implemented in the particular transceiver (see Table 3.8). 11

Bit 6, address 92, is set in Finisar ‘7D’ SFPs, 'P' SFPs under the new part numbering 12 scheme, and WDM GBICs, indicating that digital diagnostic monitoring has been 13 implemented. Received power monitoring, transmitted power monitoring, bias current 14 monitoring, supply voltage monitoring and temperature monitoring are all implemented. 15 Additionally, alarm and warning thresholds are written as specified in this document at 16 locations 00 – 55 on 2 wire serial address 1010001X (A2h) (see Table 3.14) . 17

If bit 5, “ internally calibrated”, is set, the transceiver reports calibrated values directly 18 in units of current, power etc. If bit 4, “externally calibrated”, is set, the reported 19 values are A/D counts which must be converted to real world units using calibration 20 values read using 2 wire serial address 1010001X (A2h) from bytes 55 - 95. Finisar 21 transceivers use both calibration types so it is necessary to read bit 5 in order to 22 properly interpret transceiver data. 23

Bit 3 indicates whether the received power measurement represents average input 24 optical power or OMA. If the bit is set, average power is monitored. If it is not, OMA is 25

monitored. Finisar transceivers report “average power” and thus bit 3 is set. 26 Bit 2 indicates whether or not a special “address change” sequence (described in SFF-27

8472) is required. This sequence is NOT required in Finisar modules. Information at 28 both 2-wire addresses (A0h and A2h) ma y be accessed simply by using the appropriate 29 address during the 2-wire communication sequence. 30

Finisar SFP/GBIC transceivers thus have 0b01111000 written at address 92 if they are 31 internally calibrated, and 0b01011000 written at address 92 if they are externally 32 calibrated. Note that internally calibrated devices can be treated as externally calibrated 33 devices because the external calibration constants are set to 1 or 0 as appropriate. 34

9/26/02 Revision D Page 13

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Table 3.8: Diagnostic Monitoring Type 1

Data Address Bits Description

92 7

92 6

92 5 Internally Calibrated 92 4 Externally Calibrated 92 3

92 2

92 1-0 Reserved

Reserved for legacy diagnostic implementations. Must be ‘0’ for compilance with this document.

Digital diagnostic monitoring implemented (described in this document). Must be ‘1’ for compliance with this document.

Received power measurement type 0 = OMA, 1 = Average Power

Address change required see section above, “addressing modes”

9/26/02 Revision D Page 14

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Enhanced Options 1

“Enhanced Options” is a 1 byte field with 8 single bit indicators which describe the 2 optional digital diagnostic features implemented in the transceiver. Since transceivers 3 will not necessarily implement all optional features described in this document, the 4 “Enhanced Options” bit field allows the host system to determine which functions are 5 available over the 2 wire serial bus. A ‘1’ indicates that the particular function is 6 implemented in the transceiver. Bits 3 and 6 of byte 110 (see Table 3.17) allow the 7 user to control the Rate_Select and TX_Disable functions. If these functions are not 8 implemented, the bits remain readable and writable, but the transceiver ignores them. 9 Finisar transceivers with alarm and warning flags enabled contain the value 10

0b10010000 at location 93. 11

Table 3.9: Enhanced Options 12

Data Address Bits Description

93 7

93 6

93 5

93 4

93 3

93 2-0 Reserved

Optional Alarm/warning flags implemented for all monitored quantities (see Table 3.18)

Optional Soft TX_DISABLE control and monitoring implemented

Optional Soft TX_FAULT monitoring implemented

Optional Soft RX_LOS monitoring implemented

Optional Soft RATE_SELECT control and monitoring implemented

13 14 15 Note that the “soft” control functions - TX_DISABLE, TX_FAULT, RX_LOS, and 16

RATE_SELECT do not meet the timing requirements specified in the SFP MSA section 17 B3 “Timing Requirements of Control and Status I/O” and the GBIC Specification, 18 revision 5.5, (SFF-8053), section 5.3.1, for their corresponding pins. The soft functions 19 allow a host to poll or set these values over the serial bus as an alternative to 20 monitoring/setting pin values. Timing is vendor specific, but must meet the 21 requirements specified in Table 3.10 below. 22

23 24 25 26 27

9/26/02 Revision D Page 15

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Table 3.10: I/O Timing for Soft Control & Status Functions 2

Parameter Symbol Min Max Units Conditions

TX_DISABLE assert time t_off 100 ms Time from TX_DISABLE bit set1

until optical output falls below 10% of nominal

TX_DISABLE deassert time t_on 100 ms Time from TX_DISABLE bit

cleared1 until optical output rises above 90% of nominal

Time to initialize, including

reset of TX_FAULT

TX_FAULT assert time t_fault 100 ms Time from fault to TX_FAULT bit

LOS assert time t_loss_on 100 ms Time from LOS state to RX_LOS

LOS deassert time t_loss_off 100 ms Time from non-LOS state to

Rate select change time T_rate_sel 100 ms Time from change of state of Rate

Serial ID clock rate f_serial_cl

Analog parameter data ready t_data 1000 ms From power on to data ready, bit

measured from falling clock edge after stop bit of write transaction.

t_init 300 ms From power on or negation of

TX_FAULT using TX_DISABLE; serial communication possible

set. bit set RX_LOS bit cleared Select bit1 until receiver

bandwidth is in conformance with appropriate specification

100 kHz n/a

ock

0 of byte 110 set

3 SFF-8472 Compliance 4

Byte 94 contains an unsigned integer that indicates which feature set(s) are 5 implemented in the transceiver. 6

Table 3.11: SFF-8472 Compliance 8

Data Address Value Interpretation

94 0

94 1

94 2 TBD 94 3 TBD

Digital diagnostic functionality not included or undefined.

Includes functionality described in Rev 9.3 SFF-8472.

9 CC_EXT 10

The check code is a one byte code that can be used to verify that the first 32 bytes of 11 extended serial information in the SFP is valid. The check code shall be the low order 8 12 bits of the sum of the contents of all the bytes from byte 64 to byte 94, inclusive. 13

9/26/02 Revision D Page 16

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

1 Diagnostics 2

2 wire serial bus address 1010001X (A2h) is used to access measurements of 3 transceiver temperature, internally measured supply voltage, TX bias current, TX output 4 power, received optical power, and two additional quantities to be defined in the future. 5

The values are interpreted differently depending upon the option bits set at address 92. 6 If bit 5 “internally calibrated” is set, the values are calibrated absolute measurements, 7 which should be interpreted according to the section “Internal Calibration” below. If bit 4 8 “externally calibrated” is set, the values are A/D counts, which are converted into real 9 units per the subsequent section titled “External Calibration”. 10

Measured parameters are reported in 16 bit data fields, i.e., two concatenated bytes. 11 To guarantee coherency of the diagnostic monitoring data, the host is required to 12 retrieve any multi -byte fields from the diagnostic monitoring data structure (IE: Rx Power 13 MSB - byte 104 in A2h, Rx Power LSB - byte 105 in A2h) by the use of a single two -14 byte read sequence across the serial interface. 15

Measurements are calibrated over specified device operating temperature and voltage 16 and should be interpreted as defined below. Alarm and warning threshold values 17 should be interpreted in the same manner as real time 16 bit data. 18

Internal Calibration 19

1) Internally measured transceiver temperature. Represented as a 16 bit signed twos 20 complement value in incre ments of 1/256 degrees Celsius, yielding a total range of –21 128°C to +128°C. Temperature measurement is valid from –40°C to +125°C with an 22 accuracy of ± 3°C. The temperature sensor is located in the center of the module 23 and is typically 5 to 10 degrees hotter than the module case. See Tables 3.12 and 24

3.13 below for examples of temperature format. 25

2) Internally measured transceiver supply voltage. Represented as a 16 bit unsigned 26 integer with the voltage defined as the full 16 bit value (0 – 65535) with LSB equal to 27 100 µVolt, yielding a total range of 0 to +6.55 Volts. Accuracy is ±100mV. 28

3) Measured TX bias current in µA. Represented as a 16 bit unsigned integer with the 29 current defined as the full 16 bit value (0 – 65535) with LSB equal to 2 µA, yielding a 30 total range of 0 to 131 mA. Accuracy is ± 10%. Early versions of the digital 31 diagnostic standard (SFF-8472) used a scale factor of 1µA/AD Count for interpreting 32 laser bias current readings. SFF-8472 later changed the scale factor to the current 33 value of 2µA/AD Count. All Finisar modules using a scale factor of 2µA/AD Count 34 have an ASCII “A” written in byte 56 of the ‘vendor rev’ field (see table 3.1). Legacy 35 Finisar modules using a scale factor of 1µA/AD Count contain either zero or ASCII 36 space (20h) or one of two place holders: “X1—“, “1A—“, in location 56. 37

4) Measured TX output power in mW. Represented as a 16 bit unsigned integer with 38 the power defined as the full 16 bit value (0 – 65535) with LSB equal to 0.1 µW, 39 yielding a total range of 0 to 6.5535 mW (~ -40 to +8.2 dBm). Data is factory 40

9/26/02 Revision D Page 17

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

calibrated to absolute units using the most representative fiber output type. 1 Accuracy is ±3dB. Data is not valid when the transmitter is disabled. 2

5) Measured RX received average optical power in mW. Represented as a 16 bit 3 unsigned integer with the power defined as the full 16 bit value (0 – 65535) with LSB 4 equal to 0.1 µW, yielding a total range of 0 to 6.5535 mW (~ -40 to +8.2 dBm). 5 Absolute accuracy is dependent upon the exact optical wavelength. For the 6 specified wavelength, accuracy is ±3dB. See module specification sheet for range 7 over which accuracy requirement is met. 8

Tables 3.12 and 3.13 below illustrate the 16 bit signed twos complement format used for 9 temperature reporting. The most significant bit (D7) represents the sign, which is zero 10 for positive temperatures and one for negative temperatures. 11

Table 3.12: Bit weights (°C) for temperature reporting registers 12 13

Most Significant Byte (byte 96) Least Significant Byte (byte 97)

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

SIGN 64 32 16 8 4 2 1 1/2 1/4 1/8 1/16 1/32 1/64 1/128 1/256

15 Table 3.13: Digital temperature format 16 17 18 19 20 21 22 23 24 25

Temperature

DECIMAL FRACTION HIGH BYTE LOW BYTE HIGH BYTE LOW BYTE

+127.996 +127 255/256 01111111 11111111 7F FF +125.000 +125 01111101 00000000 7D 00

+25.000 +25 00011001 00000000 19 00

+1.004 +1 1/256 00000001 00000001 01 01 +1.000 +1 00000001 00000000 01 00 +0.996 +255/256 00000000 11111111 00 FF +0.004 +1/256 00000000 00000001 00 01

0.000 0 00000000 00000000 00 00

-0.004 -1/256 11111111 11111111 FF FF

-1.000 -1 11111111 00000000 FF 00

-25.000 -25 11100111 00000000 E7 00

-40.000 -40 11011000 00000000 D8 00

-127.996 -127 255/256 10000000 00000001 80 01

-128.000 -128 10000000 00000000 80 00

BINARY HEXADECIMAL

26 27

9/26/02 Revision D Page 18

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

External Calibration 1 Measurements are raw A/D values and must be converted to real units using calibration 2

constants stored in EEPROM locations 56 – 95 at 2 wire serial bus address A2h (see 3 Table 3.15). Calibration is valid over specified device operating temperature and 4 voltage. Alarm and warning threshold values should be interpreted in the same manner 5 as real time 16 bit data. 6

1) Internally measured transceiver temperature. Module temperature, T, is given by the 7

following equation: T(C) = T

* TAD (16 bit signed twos complement value) + T

slope

offset

. 8

The result is in units of 1/256C, yielding a total range of –128C to +128C. See Table 9

3.15 for locations of T

SLOPE

and T

OFFSET

. Temperature measurement is valid from –10 40°C to +125°C with an accuracy of ± 3°C. The temperature sensor is located in the 11 center of the module and is typically 5 to 10 degrees hotter than the module case. See 12 Tables 3.12 and 3.13 above for examples of temperature format. 13

2) Internally measured transceiver supply voltage. Module internal supply voltage, V, is 14 given in microvolts by the following equation: V(µV) = V integer) + V

OFFSET

See Table 3.15 for locations of V

. The result is in units of 100µV, yielding a total range of 0 – 6.55V. 16

SLOPE

and V

OFFSET

. Accuracy is ±100mV. 17

SLOPE

* V

(16 bit unsigned 15

3) Measured transmitter laser bias current. Module laser bias current, I, is given by the 18 following equation: I(µA) = I

SLOPE

* I

(16 bit unsigned integer) + I

OFFSET

in units of 2 µA, yieldi ng a total range of 0 to 131 mA. See Table 3.15 for locations of 20 I

SLOPE

and I

OFFSET

. Accuracy is ± 10%. Early versions of the digital diagnostic standard 21 (SFF-8472) used a scale factor of 1µA/AD Count for interpreting laser bias current 22 readings. SFF-8472 later changed the scale factor to the current value of 2µA/AD 23 Count. All Finisar modules using a scale factor of 2µA/AD Count have an ASCII “A” 24 written in byte 56 of the ‘vendor rev’ field (see table 3.1). Legacy Finisar modules using 25 a scale factor of 1µA/AD Count contain either zero or ASCII space (20h) or one of two 26 place holders: “X1—“, “1A—“, in location 56. 27

4) Measured coupled TX output power. Module transmitter coupled output power, 28 TX_PWR, is given in µW by the following equation: TX_PWR (µW) = TX_PWR TX_PWR

(16 bit unsigned integer) + TX_PWR

OFFSET

. This result is in units of 0.1µW 30 yielding a total range of 0 – 6.5mW. See Table 3.15 for locations of TX_PWR TX_PWR

OFFSET

. Data is factory calibrated to absolute units using the most 32 representative fiber output type. Accuracy is ±3dB. Data is not valid when the 33 transmitter is disabled. 34

. This result is 19

* 29

SLOPE

and 31

SLOPE

9/26/02 Revision D Page 19

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

5) Measured received optical power. Received power, RX_PWR, is given in µW by 1 the following equation: 2

Rx_PWR (µW) = Rx_PWR(4) * Rx_PWR Rx_PWR(3)*Rx_PWR

(16 bit unsigned integer) + Rx_PWR(2)*Rx_PWR

unsigned integer) + Rx_PWR(1) *Rx_PWR The result is in units of 0.1µW yielding a total range of 0 – 6.5mW. See Table 3.15 for 6

locations of Rx_PWR(4-0). Absolute accuracy is dependent upon the exact optical 7 wavelength. For the specified wavelength, accuracy shall be better than ±3dB over 8 specified temperature and voltage. See module specification sheet for range over 9 which accuracy requirement is met. 10

Alarm and Warning Thresholds 12

Each A/D quantity has a corresponding high alarm, low alarm, high warning and low 13 warning threshold. These factory preset values allow the user to determine when a 14 particular value is outside of “normal” limits. These values vary with different 15 technologies and implementations. 16

Table 3.14: Alarm and Warning Thresholds (2-Wire Address A2h) 18

(16 bit unsigned integer) + 3

(16 bit 4

(16 bit unsigned integer) + Rx_PWR(0) 5

Address # Bytes Name Description

00-01 2 Temp Hi gh Alarm MSB at low address 02-03 2 Temp Low Alarm 04-05 2 Temp High Warning 06-07 2 Temp Low Warning 08-09 2 Voltage High Alarm 10-11 2 Voltage Low Alarm 12-13 2 Voltage High Warning 14-15 2 Voltage Low Warning 16-17 2 Bias High Alarm 18-19 2 Bias Low Alarm 20-21 2 Bias High Warning 22-23 2 Bias Low Warning 24-25 2 TX Power High Alarm 26-27 2 TX Power Low Alarm 28-29 2 TX Power High Warning 30-31 2 TX Power Low Warning 32-33 2 RX Power High Alarm 34-35 2 RX Power Low Alarm 36-37 2 RX Power High Warning 38-39 2 RX Power Low Warning 40-55 16 Reserved Reserved for future monitored quantities

MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address MSB at low address

19 20

9/26/02 Revision D Page 20

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Bit 7 of byte 60 is MSB. Bit 0 of byte 63 is LSB. Rx_PWR(3) is set to

data, Rx optical power. Bit 7

Single precision floating point calibration data, Rx optical power. Bit 7

current. Bit 7 of byte 78 is MSB, bit 0 of byte 79 is LSB. Tx_I(Offset)

Fixed decimal (unsigned) calibration data, transmitter coupled output

byte 87 is LSB.

Calibration Constants 1

TABLE 3.15: Calibration constants for External Calibration Option 3

Address # Bytes

56-59 4

60-63 4

64-67 4

68-71 4

72-75 4

76-77 2

78-79 2

Name Description

Rx_PWR(4) Single precision floating point calibration data - Rx optical power. Bit

Rx_PWR(3) Single precision floating point calibration data - Rx optical power.

Rx_PWR(2) Single precision floating point calibration data, Rx optical power.

Rx_PWR(1) Single precision floating point calibration

Rx_PWR(0)

Tx_I(Slope) Fixed decimal (unsigned) calibration data, laser bias current. Bit 7 of

Tx_I(Offset) Fixed decimal (signed two’s complement) calibration data, laser bias

(2 Wire Address A2h) 4

7 of byte 56 is MSB. Bit 0 of byte 59 is LSB. Rx_PWR(4) is set to zero for “internally calibrated” devices.

zero for “internally calibrated” devices.

Bit 7 of byte 64 is MSB, bit 0 of byte 67 is LSB. Rx_PWR(2) is set to zero for “internally calibrated” devices.

of byte 68 is MSB, bit 0 of byte 71 is LSB. Rx_PWR(1) is set to 1 for “internally calibrated” devices.

of byte 72 is MSB, bit 0 of by te 75 is LSB. Rx_PWR(0) is set to zero for “internally calibrated” devices.

byte 76 is MSB, bit 0 of byte 77 is LSB. Tx_I(Slope) is set to 1 for “internally calibrated” devices.

80-81 2

82-83 2

84-85 2

86-87 2

88-89 2

90-91 2

92-4 3

95 1

6 7 8

is set to zero for “internally calibrated” devices.

Tx_PWR(Slope)

power. Bit 7 of byte 80 is MSB, bit 0 of byte 81 is LSB. Tx_PWR(Slope) is set to 1 for “internally calibrated” devices.

Tx_PWR(Offset) Fixed decimal (signed two’s complement) calibration data,

transmitter coupled output power. Bit 7 of byte 82 is MSB, bit 0 of byte 83 is LSB. Tx_PWR(Offset) is set to zero for “internally calibrated” devices.

T (Slope) Fixed decimal (unsigned) calibration data, internal module

temperature. Bit 7 of byte 84 is MSB, bit 0 of byte 85 is LSB. T(Slope) is set to 1 for “internally calibrated” devices.

T (Offset) Fixed decimal (signed two’s complement) calibration data, internal

module temperature. Bit 7 of byte 86 is MSB, bit 0 of T(Offset) is set to zero for “internally calibrated” devices.

V (Slope) Fixed decimal (unsigned) calibration data, internal module supply

voltage. Bit 7 of byte 88 is MSB, bit 0 of byte 89 is LSB. V(Slope) is set to 1 for “internally calibrated” devices.

V (Offset) Fixed decimal (signed two’s complement) calibration data, internal

module supply voltage. Bit 7 of byte 90 is MSB. Bit 0 of byte 91 is LSB. V(Offset) is set to zero for “internally calibrated” devices.

Reserved Reserved

Checksum Byte 95 contains the low order 8 bits of the sum of bytes 0 – 94.

9/26/02 Revision D Page 21

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

The slope constants at addresses 76, 80,84, and 88, are unsigned fixed-point binary 1 numbers. The slope will therefore always be positive. The binary point is in between 2 the upper and lower bytes, i.e., between the eight and ninth most significant bits. The 3 most significant byte is the integer portion in the range 0 to +255. The least significant 4 byte represents the fractional portion in the range of 0.00391 (1/256) to 0.9961 5 (255/256). The smallest real number that can be represented by this format is 0.00391 6 (1/256); the largest real number that can be represented using this format is 255.9961 7 (255 + 255/256). Slopes are defined, and conversion formulas found, in the “External 8 Calibration” section. Examples of this format are illustrated below: 9 10

Table 3.16a: Unsigned fixed-point binary format for slopes 11

Decimal

Value

0.0000 00000000 00000000 00 00

0.0039 00000000 00000001 00 01

1.0000 00000001 00000000 01 00

1.0313 00000001 00001000 01 08

1.9961 00000001 11111111 01 FF

2.0000 00000010 00000000 02 00

255.9921 11111111 11111110 FF FE

255.9961 11111111 11111111 FF FF

Binary Value Hexadecimal Value

MSB LSB High Byte Low Byte

The calibration offsets are 16-bit signed twos complement binary numbers. The offsets 15 are defined by the formulas in the “External Calibration” section. The least significant bit 16 represents the same units as described above under “Internal Calibration” for the 17 corresponding analog parameter, e.g., 2µA for bias current, 0.1µW for optical power, 18 etc. The range of possible integer values is from +32767 to -32768. Examples of this 19 format are shown below. 20

21 22

Table 3.16b: Format for offsets 23

Decimal

Value

+32767 01111111 1111111 7F FF

+3 00000000 00000011 00 03 +2 00000000 00000010 00 02 +1 00000000 00000001 00 01

0 00000000 00000000 00 00

-1 11111111 11111111 FF FF

-2 11111111 11111110 FF FE

-3 11111111 11111101 FF FD

-32768 10000000 00000000 80 00

Binary Value Hexadecimal Value

High Byte Low Byte High Byte Low Byte

24 External calibration of received optical power makes use of single-precision floating -25 point numbers as defined by IEEE Standard for Binary Floating-Point Arithmetic, IEEE 26 Std 754-1985. Briefly, this format utilizes four bytes (32 bits) to represent real 27 numbers. The first and most significant bit is the sign bit; the next eight bits indicate an 28 exponent in the range of +126 to –127; the remaining 23 bits represent the mantissa. 29 The 32 bits are therefore arranged as in Table 3.16c below. 30

9/26/02 Revision D Page 22

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Table 3.16c: IEEE-754 Single-Precision Floating Point Number Format 2

FUNCTION

BIT 31 30……………………23 22……………………………………………………………0

BYTE 3 2 1 0

ß Most Significant Least Significant à

3 4 5 6

SIGN EXPONENT MANTISSA

Rx_PWR(4), as an example, is stored as in Table 3.16d. 8

9 11

12 13

Table 3.16d: Example of Floating Point Representation 10

BYTE

ADDRESS

CONTENTS SIGNIFICANCE

56 SEEEEEEE Most 57 EMMMMMMM 2nd Most 58 MMMMMMMM 2nd Least 59 MMMMMMMM Least

where S = sign bit; E = exponent bit; M = mantissa bit. 14 15 Special cases of the various bit values are reserved to represent indeterminate values 16 such as positive and negative infinity; zero; and “NaN”or not a number. NaN indicates 17 an invalid result. As of this writing, explanations of the IEEE single precision floating 18 point format were posted on the worldwide web at 19 20

http://www.psc.edu/general/software/packages/ieee/ieee.html 21

22 and 23 24

http://research.microsoft.com/~hollasch/cgindex/coding/ieeefloat.html. 25

26 The actual IEEE standard is available at www.IEEE.org.27

9/26/02 Revision D Page 23

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Real Time Diagnostic Registers

TABLE 3. 17: A/D Values and Status Bits (2 Wire Address A2h)

Byte Bit Name Description

Converted analog values. Calibrated 16 bit data.

96 All Temperature MSB Internally measured module temperature. 97 All Temperature LSB 98 All Vcc MSB Internally measured supply voltage in transceiver.

99 All Vcc LSB 100 All TX Bias MSB Internally measured TX Bias Current. 101 All TX Bias LSB 102 All TX Power MSB Measured TX output power. 103 All TX Power LSB 104 All RX Power MSB Measured RX input power. 105 All RX Power LSB 106 All Reserved MSB Reserved for 1st future definition of digitized analog input 107 All Reserved LSB Reserved for 1st future definition of digitized analog input 108 All Reserved MSB Reserved for 2nd future definition of digitized analog input 109 All Reserved LSB Reserved for 2nd future definition of digitized analog input

Optional Status/Control Bits

110 7 TX Disable State Digital state of the TX Disable Input Pin. Updated within

100msec of change on pin. This function is implemented in all Finisar transceivers with digital diagnostic capability.

110 6 Soft TX Disable Read/write bit that allows software disable of laser. Writing

‘1’ disables laser. Turn on/off time is 100 msec max from acknowledgement of serial byte transmission. This bit is “OR”d with the hard TX_DISABLE pin value. Note, per SFP MSA TX_DISABLE pin is default enabled unless pulled low by hardware. If Soft TX Disable is not implemented, the transceiver ignores the value of this bit. Default power up value is 0. This function is not implemented in Finisar

transceivers 110 5 Reserved 110 4 RX Rate Select State Digital state of the SFP RX Rate Select Input Pin. Updated

within 100msec of change on pin. This function is not

implemented in Finisar transceivers. 110 3 Soft RX Rate Select Read/write bit that allows software RX rate select. Writing ‘1’

selects full bandwidth operation. This bit is “OR’d with the

hard RX RATE_SELECT pin value. Enable/disable time is

100msec max from acknowledgement of serial byte

transmission. Soft RX rate select does not meet the

autonegotiation requirements specified in FC-FS. Default at

power up is zero. If Soft RX Rate Select is not implemented,

the transceiver ignores the value of this bit. This function is

not implemented in Finisar transceivers. 110 2 TX Fault Digital state of the TX Fault Output Pin. Updated within

100msec of change on pin. This function is not implemented

in Finisar transceivers.

9/26/02 Revision D Page 24

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

110 1 LOS Digital state of the LOS Output Pin. Updated within 100msec

of change on pin. This function is implemented in all Finisar

transceivers with digital diagnostic capability. 110 0 Data_Ready_Bar Indicates transceiver has achieved power up and data is

ready. Bit remains high until data is ready to be read at

which time the device sets the bit low. This function is

implemented in all Finisar transceivers with digital diagnostic

capability. 111 7-0 Reserved Reserved.

The data_ready_bar bit is high during module power up and prior to the first valid A/D reading. Once the first valid A/D reading occurs, the bit is set low until the device is powered down. The bit must be set low within 1 second of power up.

Alarm and Warning Flags

Bytes 112 – 119 contain a set of non – latched alarm and warning flags. It is recommended that detection of an asserted flag bit be verified by a second read of the flag at least 100msec later. For users who do not wish to set their own threshold values or read the values in locations 0 - 55, the flags alone can be monitored. Two flag types are defined.

1) Alarm flags associated with transceiver temperature, supply voltage, TX bias current, TX output power and received optical power as well as reserved locations for future flags. Alarm flags indicate conditions likely to be associated with an inoperational link and cause for immediate action. Please consult the appropriate Finisar specification sheet for thresholds associated with a particular module.

2) Warning flags associated with transceiver temperature, supply voltage, TX bias current, TX output power and received optical power as well as reserved locations for future flags. Warning flags indicate conditions outside the normally guaranteed bounds but not necessarily causes of immediate link failures. Certain warning flags may also be defined by the manufacturer as end -of-life indicators (such as for higher than expected bias currents in a constant power control loop). Please consult the appropriate Finisar specification sheet for thresholds associated with a particular module.

9/26/02 Revision D Page 25

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Table 3. 18: Alarm and Warning Flag Bits (2-Wire Address A2h)

Reserved Optional Alarm and Warning Flag Bits

112 7 Temp High Alarm Set when internal temperature exceeds high alarm level. 112 6 Temp Low Alarm Set when internal temperature is below low alarm level. 112 5 Vcc High Alarm Set when internal supply voltage exceeds high alarm level. 112 4 Vcc Low Alarm Set when internal supply voltage is below low alarm level. 112 3 TX Bias High Alarm Set when TX Bias current exceeds high alarm level. 112 2 TX Bias Low Alarm Set when TX Bias current is below low alarm level. 112 1 TX Power High Alarm Set when TX output power exceeds high alarm level. 112 0 TX Power Low Alarm Set when TX output power is below low alarm level. 113 7 RX Power High Alarm Set when Received Power exceeds high alarm level. 113 6 RX Power Low Alarm Set when Received Power is below low alarm level. 113 5 Reserved Alarm 113 4 Reserved Alarm 113 3 Reserved Alarm 113 2 Reserved Alarm 113 1 Reserved Alarm 113 0 Reserved Alarm 114 All Reserved 115 All Reserved 116 7 Temp High Warning Set when internal temperature exceeds high warning level. 116 6 Temp Low Warning Set when internal temperature is below low warning level. 116 5 Vcc High Warning Set when internal supply voltage exceeds high warning level. 116 4 Vcc Low Warning Set when internal supply voltage is below low warning level. 116 3 TX Bias High Warning Set when TX Bias current exceeds high warning level. 116 2 TX Bias Low Warning Set when TX Bias current is below low warning level. 116 1 TX Power High Warning Set when TX output power exceeds high warning level. 116 0 TX Power Low Warning Set when TX output power is below low warning level. 117 7 RX Power High Warning Set when Received Power exceeds high warning level. 117 6 RX Power Low Warning Set when Received Power is below low warning level. 117 5 Reserved Warning 117 4 Reserved Warning 117 3 Reserved Warning 117 2 Reserved Warning 117 1 Reserved Warning 117 0 Reserved Warning 118 All Reserved 119 All Reserved

9/26/02 Revision D Page 26

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Bytes 123 – 126 contain write-only RAM for entry of a 32 bit password that allows access to user writable EEPROM at locations 128-247. The default password for Finisar devices is 0, however it can be set to any value at the factory to insure security of the user writable EEPROM contents. Please contact your Finisar sales representative for details on setting up a custom password. Once the password has been entered into locations 123 – 126, a ‘1’ should be written to address 127 (readable and write able RAM cell). Note that the power-on default value of byte 127 is ‘0’. Once these two steps have been completed, EEPROM at locations 128 – 247 is readable and writable. The EEPROM remains readable and writable until either the password is changed or byte 127 is set to 0.

Table 3. 19: Password Addresses (2-Wire Address A2h)

Byte Bit Name Description

120-122 All Reserved Reserved

123 All Password Byte 3 High order byte of 32 bit password 124 All Password Byte 2 Second highest order byte of 32 bit password 125 All Password Byte 1 Second lowest byte of 32 bit password 126 All Password Byte 0 Low order byte of 32 bit password 127 All User EEPROM Select ‘1’ selects user writable EEPROM at locations 128 - 247

Bytes 128 – 247 contain user readable/writable EEPROM that is accessed following the steps outlined above. Bytes 248 – 255 are reserved for control functions and should not be written.

Table 3. 20: User EEPROM (2-Wire Address A2h)

Address # Bytes Name Description

128-247 120 User EEPROM User-writable/readable EEPROM 248-255 8 Vendor Specific Vendor specific control functions

9/26/02 Revision D Page 27

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

4. DDTC Electrical Interface Definition

Overview

The Digital Diagnostics Transceiver Controller (DDTC) IC manages all system monitoring functions in the SFP transceiver module.

The DDTC is accessed through a 2-wire serial interface, utilizing the serial ID pins defined by the SFP MSA:

§ SFP Pin 4 – MOD_DEF(2): Serial Data interface (SDA). The serial data pin is for

serial data transfer to and from the DDTC. The pin is open drain and may be wire-ORed with other open drain or open collector interfaces.

§ SFP Pin 5 – MOD_DEF(1): Serial Clock interface (SCL). The serial clock input is

used to clock data into the DDTC on rising edges and clock data out on falling edges.

2-Wire Interface Operation

Clock and Data Transitions: The SDA pin must be pulled high with an external resistor or device. Data on the SDA pin may only change during SCL low time periods. Data changes during SCL high periods will indicate a start or stop conditions depending on the conditions discussed below. Refer to the timing diagram Figure 1 for further details.

Start Condition : A high-to-low transition of SDA with SCL high is a start condition that must precede any other command. Refer t o the timing diagram Figure 1 for further details.

Stop Condition : A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command places the DDTC into a low-power Standby Mode. Refer to the timing diagram Figure 2 for further details.

Acknowledge Bit : All address bytes and data bytes are transmitted via a serial protocol. The DDTC pulls SDA low during the ninth clock pulse to acknowledge that it has received each word.

Standby Mode: The DDTC features a low-power mode that is automatically enabled after power-on, after a stop command, and after the completion of all internal operations.

9/26/02 Revision D Page 28

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

2-Wire Interface Reset: After any interruption in protocol, power loss, or system reset, the following steps reset the DDTC.

1. Clock up to nine cycles.

2. Look for SDA high in each cycle while SCL is high.

3. Create a Start Condition while SDA is high.

Device Addressing: The DDTC must receive an 8-bit device address word following a start condition to enable a specific device for a read or write operation. The address word is clocked into the DDTC MSB to LSB. The address word is 1010000Xb, where X is the Read/Write (R/W) bit. If the R/W bit is high (1), a read operation is initiated. If R/W is low (0), a write operation is initiated.

Write Operations: After receiving a matching address byte with the R/W bit set low, the device goes into the write mode of operation. The master must transmit an 8-bit EEPROM memory address to the device to define the address where the data is to be written. After the reception of this byte, the DDTC will transmit a zero for one clock cycle to acknowledge the receipt of the address. The master must then transmit an 8bit data word to be written into this address. The DDTC will again transmit a zero for one clock cycle to acknowledge the receipt of the data. At this point the master must terminate the write operation with a stop condition for the write to be initiated. If a start condition is sent in place of the stop condition, the write is aborted and the data received during that operation is discarded. If the stop condition is received, the DDTC enters an internally timed write process Tw to the EEPROM memory. The DDTC will not send an acknowledge bit for any two wire communication during an EEPROM write cycle.

The DDTC is capable of an 8-byte page write. A page is any 8-byte block of memory starting with an address evenly divisible by eight and ending with the starting address plus seven. For example, addresses 00h through 07h constitute one page. Other pages would be addresses 08h through 0Fh, 10h through 17h, 18h through 1Fh, etc.

A page write is initiated the same way as a byte write, but the master does not send a stop condition after the first byte. Instead, after the slave acknowledges receipt of the data byte, the master can send up to seven more bytes using the same nine-clock sequence. The master must terminate the write cycle with a stop condition or the data clocked into the DDTC will not be latched into permanent memory.

The address counter rolls on a page during a write. The counter does not count through the entire address space as during a read. For example, if the starting address is 06h and 4 bytes are written, the first byte goes into address 06h. The second goes into address 07h. The third goes into address 00h (not 08h). The fourth goes into address 01h. If more than 9 or more bytes are written before a stop condition is sent, the first bytes sent are over-written. Only the last 8 bytes of data are written to the page.

9/26/02 Revision D Page 29

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Acknowledge Polling: Once the internally -timed write has started and the DDTC inputs are disabled, acknowledge polling can be initiated. The process involves transmitting a start condition followed by the device address. The R/W bit signifies the type of operation that is desired. The read or write sequence will only be allowed to proceed if the internal write cycle has completed and the DDTC responds with a zero.

Read Operations: After receiving a matching address byte with the R/W bit set high, the device goes into the read mode of operation. There are three read operations: current address read, random read and sequential address read, described as follows:

Current Address Read

The DDTC has an internal address register that contains the address used during the last read or write operation, incremented by one. This data is maintained as long as Vcc is valid. If the most recent address was the last byte in memory, then the register resets to the first address. This address stays valid between operations as long as power is available.

Once the device address is clocked in and acknowledged by the DDTC with the R/W bit set to high, the current address data word is clocked out. The master does not respond with a zero, but does generate a stop condition afterwards.

Random Read

A random read requires a dummy byte write sequence to load in the data word address. Once the device and data address bytes are clocked in by the master, and acknowledged by the DDTC, the master must generate another start condition. The master now initiates a current address read by sending the device address with the read/write bit set high. The DDTC will acknowledge the device address and serially clocks out the data byte.

Sequential Address Read

Sequential reads are initiated by either a current address read or a random address read. After the master receives the first data byte, the master responds with an Acknowledge Bit. As long as the DDTC receives this acknowledge after a byte is read, the master may clock out additional data words from the DDTC. After reaching address FFh, it resets to address 00h. The sequential read operation is terminated when the master initiates a stop condition. The master does not respond with a zero.

9/26/02 Revision D Page 30

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Detailed 2-Wire Serial Port Operation

This section gives a more detailed description of 2-wire theory of operation. The 2-wire serial port interface supports a bi-directional data transmission protocol with

device addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a “master.” The devices that are controlled by the master are “slaves”. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DDTC operates as a slave on the two-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL already described. The following I/O terminals control the 2-wire serial port: SDA and SCL. Timing diagrams for the 2-wire serial port can be found in Figure 1 and 2 below. Timing information for the 2-wire serial port is provided in the AC Electrical Characteristics table for 2 -wire serial communications at the end of this section.

The following bus protocol has been defined:

§ Data transfer may be initiated only when the bus is not busy.

§ During data transfer, the data line must remain stable whenever the clock line is

HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

1) Bus not busy: Both data and clock lines remain HIGH.

2) Start data transfer: A change in the state of the data line from HIGH to LOW while the

clock is HIGH defines a START condition.

3) Stop data transfer: A change in the state of the data line from LOW to HIGH while the

clock line is HIGH defines the STOP condition.

4) Data valid: The state of the data line represents valid data when, after a START

condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line can be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Figures 1 and 2 detail how data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W bit, two types of data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a 9th bit.

9/26/02 Revision D Page 31

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

Within the bus specifications a regular mode (100 kHz clock rate) and a fast mode (400 kHz clock rate) are defined. The DDTC works in both modes.

5) Acknowledge: Each receiving device, when addressed, is obliged to generate an

Acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable LOW during the HIGH period of the Acknowledge rel ated clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the command/control byte. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.

2. Data transfer from a slave transmitter to a master receiver. The master transmits the 1st byte (the command/control byte) to the slave. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a ‘not acknowledge’ can be returned.

The master device generates all serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The DDTC may operate in the following two modes:

1. Slave receiver mode: Serial data and clock are received through SDA and SCL respectively. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave (device) address and direction bit.

2. Slave transmitter mode: The first byte is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the DDTC while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Slave Address: The command/control byte is the 1st byte received following the START condition from the master device. The command/control byte consists of a 4-bit control code. For the DDTC, this is set as 1010 000 binary for read/write operations. The last bit

9/26/02 Revision D Page 32

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

of the command/control byte (R/W) defines the operation to be performed. When set to a 1 a read operation is selected, and when set to a 0 a write operation is selected.

Following the START condition, the DDTC monitors the SDA bus checking the device type identifier being transmitted. Upon receiving the chip address control code, and the read/write bit, the slave device outputs an acknowledge signal on the SDA line.

Figure 1: 2- Wire Protocol Data Transfer Protocol

Figure 2: 2- Wire AC Characteristics

(Please see definitions in the following pages)

9/26/02 Revision D Page 33

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

DC ELECTRICAL CHARACTERISTICS ( Vcc = 3.15V to 3.60V)

PARAMETER SYMBOL CONDITION

Input Leakage (SDA, SCL)

Input Logic 1 (SDA, SCL)

Input Logic 0 (SDA, SCL)

Current (SDA)

ILI

VIH 0.7Vcc Vcc+0.5 V 1

VIL GND-0.5 0.3Vcc V 1

0.4V 3 mA 1 Low Level Output

OL1

0.6V 6 mA 1

OL2

-1 +1

MIN TYP MAX UNITS NOTES

µA

AC ELECTRICAL CHARACTERISTICS ( Vcc = 3.15V to 3.60V)

PARAMETER SYMBOL CONDITION

SCL clock frequency f Bus free time between

STOP and START condition

Hold time (repeated) START condition Low period of SCL clock High period of SCL clock

Data hold time t Data set -up time t Start set -up time t Rise time of both SDA

and SCL signals Fall time of both SDA and SCL signals Set-up time for STOP condition Capacitive load for each bus line EEPROM write time TW 10 ms

SCL

1.3

BUF

HD:STA

HD:DAT SU:DAT SU:STA

SU:STO

0.6

1.3

LOW

0.6

HIGH

0 100

0.6

tR 20+0.1CB 300

tF 20+0.1CB 300

0.6

CB 400 pF

* Fast mode ** Standard mode

Notes

1. All voltages are referenced to ground.

2. Input levels equal either Vcc or GND.

3. The output must be configured to source.

4. The output must be configured to have pull-up resistance enabled.

5. This is the time for one comparison. The cycle is multiplied by 3.

6. This parameter is measured with maximum output current.

MIN TYP MAX UNITS NOTES

4.7

4.0

4.7

4.0 0

250

4.7

4.0

400

100

0.9 ns *,3

1000

300

kHz *,3

µs

µs µs µs µs

µs

ns * ns *

µs

*,3

*,3,4

*,3

*,3,5,6

** **

*,3

** ** **

9/26/02 Revision D Page 34

AN-2030: Digital Diagnostic Monitoring Interface for Optical Transceivers F i n i s a r

For More Information

Finisar Corporation 1308 Moffett Park Drive Sunnyvale, CA 94089-1133 Tel. (408) 548-1000 Fax (408) 541-6138

sales@finisar.com www.finisar.com

9/26/02 Revision D Page 35

Finisar AN-2030 User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual