FIC 486-PIO2 Original FIC manual

Page 1
1 - 2
Overview
Optional Flash
Award BIOS.
Supports 128K/256K/512K direct-mapped write-back/write-through cache
72-pin
SIMM
provides page mode DRAM operation.
Supports system and video BIOS cacheable, also video· :
BIOS
stiadow. .
Supports decoupled DRAM refresh.
Optional built-in ZIF socket that accepts Intel's OverDriveni processors namely -
Supports onboard regulator
Supports four 16-bit
Supports four
Built-in internai
Provides built-in power management features necessary for GreenPCs.
Enhanced IDE support allows for devices. ·
Built-in IDE
NS
PC87311/312™ or NS
serial/ooe parallel port.
Supports ECP/EPP Protocol
ROM.
sockets supports
ISA
expansion slots.
PCI
bus
expansion slots.
real
tirne clock/calendar.
HDD
/
FDD
controllers.
up
to
128MB
DRAM,
P24D
, P24T.
for
low-voltage processors.
up
to four host interface
PC87332™
(NS
PC87332™
chipset
only
for
).
two
(
(
f
(
t .
Overview
Mainboard Layout
2
; Lp _
Jl<3
1
UJ
,
c::i
a,
\;:
' G ~
J
-
ms~T•t~
I!!
. g . .
. R
NI
~
KOLOCK1
E
j~j
~PU
-.
:
, chipset. When plugging your new processor into ; _ _
-··· .
FA
EA
K
ER
R
fü'
r
---
NOTE : The 486-PI0-2 provldes a socket for the processor
..
... socket, please observe proper_allgnment_ and p~~ition. _
804
__
_
__
__,l
~t3ti
u,
(;
~
~
JH JEPP1 IPC87332
:...
JG ,
1~
a
'=i
~
~
-
-J
~1~
~
l
c:::::t-RESUME
RN
A
1
~l
z uuc
~
"
N TB_
I.
EO
'fi3~
c::::J
f--
b
I
:"
,
....
~~
<116~><2
A"
-4860)(21())(,4
U5SOAJ5SA.15SLV
---- .
-~
--
JcK
~ _
D
_,,,..
'gtt41
----- .
JE
--,
PC~~311
PP2 /PC
S7312
G_LED
EJ
1~ JC1
1
JC2
l
JC3
, JC4
JC5
---
--
-.. .
"D
g
U.ED
..
...
:::Ei
11g
1
1
Mg
f
l
8 •
ê
~
...
li!
~
§'
p
~
~
~
M1
M2
M3_
__
_____
.
']
. . -. j
the
PGA
1 - 3
1
486-PI0-2
486-PI0-2
Page 2
2-2
Ma,nboard Sellings
Malnboard Seltings
- -
--
-
2 · 3
CAUTION rtftr
: Wlltn u1lng I low-volllgt
10
page
Intel 488SX
RNA
RNC
""'
NOTE : Uatrs Hltlng1 11ttl
no1 lt.led ln lhla m1nu
ng1
lmp,operfy m1y
•ne•~
2.11 ro, Jumpo,
.,.
nol
tncouragtd
ldvtrstly
- 1
..
wng
p,ocfftor,
moc1111u11on1
pleut
.
"'
lo change
1I
. Changlng Ille
llftcl llftlam
1l14I
Jumper Jumptr
ptrfOffll•
e · o
Intel
488!0X/OX2/P24S (S-Seriea)
(.\.o," .. l
RNA IJ
RNC
■■
RN1
lntelOX4 OOP (DX4 OverDrive)
RNC
"""
RN!
flllD
lil-
_J
,-
- "
• r
486-PI0-2
t
e
86-PI0-2
Page 3
2-4
Mainboard Settings
Mainboard Settings
2-5
Intel P24T
_
1
1
1
t~~
i
.J
1
i
L__J
1
1
1
J
Intel
P24T
(for the write-b,ack cache
fun~ion)
(for the Write-through
cache function)
(
f (
Intel P24D
RNA
~~F
RNA
RNc ·
RNI
f--1--
_J
~
liMlii
1111Uiiii
1
~
3
1
l
nte
I
P24D
1
L_
Intel
P24D
(for the write-back cache function)
(for the write-through cache function)
486-PI0-2
f
486-PI0-2
Page 4
2-6
2-7
- ·
lntel0X4
Doublt-SpMCII
RNA
RNC
...
• Wb(n
Trlplt-Sf!Hd
n
WU'IJ
inforrnau.on
d\i,: p
ilboul
r
~.
;.,cP-,.-,
7
pluk
sca-
ll'lj-
f<ffr
w,
flli
,t
2-11
for mort
t
0
1
UMCU5SO
UMC
U5SJU5SLV
i
..
ti
s
'
1
RNA
RNC
""
'
• \\'hf111i11Jn
inf('1m
m.1on
_J
lhb
S!'«
~
486-PIC).2
c-»Ot.
jumpr,
.u:.&MOX4•JClr
L
ri
«)<
rdt,
wuina
-
---i
10
p,at(
~
.4
j
l
2-11
(ftf
more
t
C
W'bœ
"Ml d\ls p00C$,or,
iof..-.,.
oobc>,o)umpcr
486-PI0-2
plcaw
k<!ÔIIJ.
rda
toNt
,
l•
I I
for
m«t
Page 5
2-8
Malnboard Settings
Ma
il\board
~
2 -9
Cyrill
RHC
ANI
-
• Wbco
infonN!boo
J
AM04860X2
R><C
!UjtlLf ___
-
Cx48SOX/OX2
r,-
USU'l&
1hb
~«.-.,r.
ll».4
iw:o
_
c,..fé..x,;,,
C•~
c
..
C..~lQNlO(ÇP"
r,lc.uc r
r<t
5fflint,
&aeo••
dn
XXGP
VIAXOI"'
IO
rw,,:<"
,.,
t f,.,
'
.i,
~-
Je'l
r.
.Cl
..,.
-
.CS 1 )
mûf
c
_,,
(
AM0 48&0X4
-
\
1
\\'bcQ
ws:itlc
êtl
ôo!
..-loo_jun,rc,
En
hanced AMD
puceuot, p~'k
4860X2
_
rdd
f,
to
ptt(
2•
11
(nt
mo<C
·n
-
u
:::
"
:d
AIMIO~..JO:IVW
1
~
.c•
~,
a
~
~
~
)
~
486-PI0-2
48&-PI0-2
Page 6
2 -
10
Main
boerd
Settings
~ lnboard Settings
2
-1
1
Enhanced
RNC
"""
RNI l 1
• Wbcn U)lnJ dus
C
RNA
RNC
AA
Il
infomwkln
yrtx-M1sc
IT"
I
about
0::
AMD
) 1
r,«
c,J,CW.
jwn
-1
486DXA
~
1--
pk:a.,c
ptt
kllin
&-
NIO
rtfcr
to
PAg
1
_;
c 2·11
~
.
,C
l
JC2
JCJ
JCA
.ç,
fot
mott
Low-Voltage Proceaaor
Jumper
Settlng
C
,_
J-
Yoltogel',po
1
3V
1
,_
. '
-
0
J
.
3'5V
HV
4.
IN
./P'NI
./P'Nf
Jl'Wl
AWt(DJj
Jl'Wl
JPWt
S.""'9
mb
" ' .FW2 l
••
•I
,
.,
lilll
dfÈ
..
.
àW;
m
swz~
ProcHao<llod.l
l,jljÇ.
.
U5SlV-SUPER25 U5SI.V-SUEl'A33
Alol)
.
AI04
1!N50X4-100NVST
AIO<lleO A804e&>
A804
1:
A80411!
,.,.,._
~ia-eqo.,ar
1,mWOXA-
INTEl
A806MDX~ 100 .
X2-«»MT X2.ffN\18
NOX
804
MOY
0X2-eosv88
I04
9J50X266SV88
X2-68VI
"'4
~8190x4-1&
~-
M1
1i1>100
M
IK-
120
C)n>• '
C.4MOX•VJJOP
C
lta60
X-V400P
c
.. ~x2-!00P
C.4UOX2•MOI'
C>m
·
C,4ll6())Q.Vll()()P
4-1
006Vl8
.4-
7 &SVl8
IOOVIT
-
T
T
.
• \\"'ben
W
om>alioa
~ .
3V
1,,1
).J
n,
lhb~.
a
boul
jun
opa
k1lin&-
plea,,ctt:fn
lo
NC
2°1
1
fot
mort
.. .
Z,•,,•~
,
' - .
..
•----
......
·······
Fe,
...
and◄,
fo,
..
(Oclllll)
3:3V.
J,.45V,
0\/1'
SV
pnx:ff,IO't
3.eY
: sen
.
.
t
4
86-PI0-2
4116-1'10-
2
Page 7
2
-12
Pro
ce11or Clock Jumper Settlng
(
Malnboard 5enlngs
1/
0 Jumper Settlng
2 •
13
-
JIC, J
KZ
JK3
JK.4
/j(/1,1;/f
Oll'·SO
CilD
IÎlllÈ
roi,
ldD
40
AIH.
r
..-~..,
'
lJ
o
OlQ-IO
.,
moJ
~
l1iD
~ ~
System Jumper Settlng
JTI.
JCK
(Wllenll,o
PC/ Bus
lllan
or eq,a
PCI
Bus~
(OcfolAI)
(Wllen N
gru'°'
PCI Bus
' -
P
OH>
OlQ-<6
OX&-100
(ilD
[ilD
" '
' "
mr,
__
Clodr
p,--clodr
11\an
33
CIOcJ<
(Dcf
ID
33
"-""
M>ù:
=
PrOCHJ«
wlf}
MHz.)
)
'l~
"""
P.
25
ox
-.s
..
,...,
OXMO
Ol''-1'5
" '
c.111
"'
arn
c:m/1
imi
_ _
C1cd<
1s
Clock 12
C
PH
è
LR_I'
ŒEI ID
VIDEO
r-:.:i
ID
mb
!lm
J
....
.-dClouSIIIKI
(OdalJIIJ
Cleal_.,
0/splqJn,oSMct
Mc,,o/E<llvVGA (Dof•uft)
CGA
-~rdSe/KI
IMMNI
e.
tni.tnü<tNI
...... ,
tnlft<NI
~
~
~
conc,OIIG<
"""'10llet
Koyt,c>atd
- (Oofaull)
(Oolauft)
St/tel
.
1 1
.
-
.....
...
,.~,
...
.
-'
Elne<MI
keyl)OMd
oonttOllet
C
-
1
lll'r
nt ; l
..
,,
486-PI0-2
Page 8
2-1
4
Mlinboard
SeUings
DMA Channel Jumper Sattlng
NS87332 ECP Mode
OIIA J
111!)
...
llli1
JEPP2
JEPPI
OIIA 1
C!ià
~
(Oel••IIJ
id!
Prlnter Port Jumper Settlng
NS873111312 Prlnter
OUTPUr{Otl•uflJ
JH
JG
-
N887332
1
' : ,
CilD
l!iâ m'
Prlni.r
Port
Port
IN
...
lllll
Direc
Direc
PUT
!l
tion
IIIDIRECTION
tion
">
[!Ill
NA.
C
0
Mam
ory Locations
J
Th<
~16-1'1
0-2
nmnf.n&
DllAM (SIMMI
~
inmll
a.li
your applk.uionJ.
NO
k:
ind.<
c.lCh
~inJ
-----
Th<
boat,!
La
rou1
manorr
lwù.
Memory Subsystem
is
,qulN"'I
) llld
!'(
mM'IOC')
t:\
n lbc mtttlboanl.
bcl
and
t
he
c.xt,;
ow
'"'hc
.. ;111
dl<
MtmGC)
SRA
M. lbis
'
and
s.h•~ itub'Utt!MJ M
--
"'°"
'
dl<
loudo
S
RAM
:
m<mory
comt1 ln the
cmpter
--
ru
n«tual)
descnDCS
of
die
· for
form
of
h<M
·
u,
DRAM
JH
JG
OUT
PUT
-
â
486-f>I0-2
t
l
)
C
'--
Flj
--1
486-PI0-2
'
,_
r
'
'--~---.....'.:
L
i t
..
lie
nr
-,
'::•=::.1
--,
Page 9
3-2
Memory Subsystem
Memory Subsystem
3 - 3
lnstalling DRAM
SIMM Banks
The 486-PI0-2 can accommodate on-board memory from I to
128MB using SIMMs (Single-In-Line Memory Modules
mainboard has four memory banks - Bank 0,
1, 2 and 3 can accept either a
SIMM in each socket.
DRAM Configuration
Memory can shown in the next table:
TOTAL
MEMORY
1MB 1MB
2MB
3MB
4MB
5MB
6MB
7MB
be
installed in a variety
BANKO
.
(72.PIN)
1MB
1MB
1MB
1MB
·-
1MB
4MB
1MB 1MB 1MB 4MB 4MB
--
1MB 1MB 4MB
4MB 1MB 4MB
1MB
, 4MB , 16MB
of
BÀNK1
(72-PIN)
BANIO
(72.PIN)
1MB
1MB 1MB 1
MB
4MB
1MB
4MB
1MB 1MB
4MB
1MB
4MB
1MB 1MB
4MB
4MB
1MB
1,
2, 3. Bank 0,
or
32Mff
configurations, as
BANK3
(72.PIN}
1MB 1MB
1
1MB 1MB
MB
1MB
_
1MB 1MB
1MB 1MB
4MB
1MB
1MB
4~8 1MB
4MB 1MB 4MB 1MB
1MB 1MB
1MB 1MB
1MB 1MB 1MB 1MB
).
Thè
TOTAL
MEMORY
BANKO
(72-PIN)
BANK1
(72-PIN)
BANK2 BANK3
(72.PIN)
(72.PIN)
4MB 4MB
8MB
9MB
.-
10MB
12MB
13MB
16MB
17MB
1
18MB 19MB
20MB
21MB
22MB 24MB
25MB 28MB
33MB
~-
1:
f
34MB
4MB 4MB
4MB 4MB
1MB
4MB
4MB 1MB
4MB 4MB
1MB 1MB 1MB
1MB 4MB 4MB 4MB
4MB
4MB 4MB
,
1MB
4MB
'
4MB 1MB
4MB
1MB
16MB
4MB
16MB
1MB
1MB
16MB 1MB 1MB 1MB
16MB
16MB 1MB 4MB
16MB
16MB 4MB
4MB
·~---
4MB 4MB 4MB 4MB
4MB
1MB 1MB
16MB
4MB
16MB
1MB 16MB 16MB
4MB 16MB 16MB
1MB 4MB 1MB
16MB 16MB 16MB
1MB
1MB 1MB
1MB
4MB
4MB 4MB
1MB 4MB 4MB 4MB
1MB 4MB 4MB 4MB 4MB 4MB 4MB 4MB
16MB
4MB
16MB
16MB
"
1MB
1
6MB 1MB 1MB 1MB
16MB 16MB
4MB
16MB
4MB
16MB
1MB 1MB
16MB
4MB 4MB 4MB 4MB
---·--·
·-
4MB
16MB 16MB 16MB 16MB 16MB
1
.
4MB
4MB 4MB 4MB
1
MB
4MB
4MB
4MB
1MB
,
1MB
1MB
·
4MB
4MB
16MB 16MB
1
486-PI0-2
486-PI0-2
Page 10
3-4
Memory Subsystem
Memory Subsystem
3-5
TOTAL
Ml!MORY
36MB
37MB 40MB 4MB 4MB
48MB 49MB 1MB
52MB
64MB
65MB
66MB
iANKO (72;PIN)
4MB 16MB
4MB
1MB 4MB
4MB 1MB
-----
--
-
·-
·
4MB
1MB 1MB 1MB 1MB 32MB 1MB 32MB
32MB 32MB
_ _ 4MB
BANK1 (12.PIN)
4MB
-•
-
16MB 16MB 16MB 16MB 16MB 32MB
64MB
32MB
32MB 32MB
68MB
32MB 32MB
32MB 4MB 32MB
16MB 32MB 32MB
16MB 32MB 32MB 16MB
32MB
69MB
72MB
80MB
81MB
84MB
96MB 97MB
128MB
32MB
-
1MB
1MB 4MB 1MB 32MB 32MB 4MB 32MB 4MB 4MB
32MB 32MB 32MB 16MB 32MB
32MB 32MB 16MB
1MB
1MB 32MB 4MB
4MB
32MB 32MB
..
.
1MB 32MB
32MB
BANK2 '
.
(72.PINl
16MB
16MB 16MB 16MB 16MB 16MB 16MB 16MB 16MB
16MB
32MB
32MB
1MB
1MB
4MB
32MB 32MB
4MB
4MB
4MB 32MB
32MB 32MB
4MB 32MB
· 1MB
4MB 4MB
16MB 32MB
32MB
32MB
32MB
1
BANK3 (72.PINI
16M~_ 16MB 16MB
16MB 16MB ;
32MB 32MB
1MB
32MB 32MB
32MB 32MB
32MB 32MB
f
...
((
--
Installation Instructions
NOTE : Always observe· static electricity precautions. See ''Handling Precautions" at the
--
~r!
--------~
this manual.
~!
----
-
--
-
--
··
1. Locate the SIMM banks on the mainboard. Insert the SfMM edge connector at a 90-degree angle
2_
onto the socket.
Carefully push the SIMM down and back into the socket
C
((
3. until the retaining clips
the socket snap, h"lding the
of
SlMM in place. The holes in the SIMM should match the
the socket's retaining clips.
on
pins
remove the SIMM/s, pull the retaining latch
To
both ends
on
of
the socket and reverse the procedure above.
____
:
_ ) _ .
NOTE
banks.accept.double-RASSIM~-.
Ali
:.
486-PI0-2
·-----------
J
__
486-PI0-2
Page 11
3-
8
512K CliCh
e 8
RAM
""'"10c
Subs1ttem
1
z-
C:
__,.11
M5
lüiilî
~J
-
,
---
)
JSI
S2
32Kx8
- ~
(TAG)
M1
1
M2
-
M3
-
M4
178KxR
28K
x8 128Kx8 128Kx8
t
Tb<
416-
PI0
the
RO
~I
Scwp
SIi
imttfk<
boud"scompoocn
wn<d
in
tbt
KCli l'lgJ a«ordlng
CMOS Setup Utlllty
c,ç,s
ff"..lJUIIQ
Otl"SC1
,V.1\illlU
J
PC;:»,O;""a
,o
t OliO
lC-4'0 U IL"'
o(e<t,TSE:l..-i
c:oro..,it.a'"°"
9IOli
WA.IA.
0l"-LLTS
-2
,o
met wilh thc
lnfomwioo
b<IW
tttl
cs.
S<ru
p
CO
M.1
"'
ü l
lN
Un#
TS
Award BIOS Setup
A•
llll BI
OS
chip thal
of)wr>)>t<fl
lb<
l'll)(ffl<lr
Tou cbapuu,plwns 1ht ùi
pr
-
oncl
1<
)"OW' S
)""ffl\
«tnfi
UID,_
1, Thischip
ni
lhc
r<S
I of
fomw
lls you how 10
g.ur'lt
ion.
rnodify
oonuuu
,en~&<
the
mlin•
ian con-
tbt
486-P
I0-2
A
Sc'1Jp
pmgram. buOt
CM
OS
RAM
.
lhi
m.lU:l.
bo.lfd configuration JciÛDgS. Il
'"""""
b3tt")~ «
u
mcuagt
arrow k
Strtorun
C')s
>)1'tffl
thc
')'Si
the
Sctupprog,am. Afta
"Prn.s DEL to
to K1« 1 and r,ts.s <Enllf
Ùlto
J
S<l
up utilily
conflguruiœ:
ern
dif«ts • tœligütilioll trTor .llld
~ -
488-PI0-2
the
•>s<c
m
pros,,,m
i1
...,
powcr~
rater
S.ETUP."' al'f"'tus.
III
OS.
al
lol>•
ex
«1.11cd
dwlgc.s sy
n RAM tmting.
r>
to run the
I>
>lotcd ln
ch
ana«
w
'1cn
s1<m
thc
10
tht
lht
uwr
N<L
'Up
aù:s
lh<
the:
Use
the
sd«tcd
Page 12
4
-16
Award BIOS Setup
Map
1WS
By
To
to allow the system BIOS to aufomat-
pending data from the PCI device.
of
Write
DRAM.
to
Activated
IRQ
PCI
We suggest that you set this 'to its default configtiiation unless you are a qualified technician.
The options are: Level (Default), Edge
PCI IDE
CPU
PCI
PCI Master Prefetch
PCI Master
IRQ
PCI-AUTO"
"
Set
ically detect the add-on PCI IDE card interrupt used by the PCI bard disk drive.
The options are: PCI-AUTO (Default), PCI-SLOTl, PCI-SLOT2, PC1-SLOT3, PCI-SLOT4, ISA
PCI Write Buffer
to
When enabled, allows data and address access to the internai buffer ofVT82C505 so that the processor can be released from the wait state.
The options are: Enabled (Default), Disabled
Master Write Buffer
When enabled, allows the PCI write operation
ing the processor Processor is released from waiting state by a signal from the master card.
The options are: Enabled (Default), Disabled
When enabled, allows the data and address the internai buffer ofVT82C505 to reduce master drive access time.
The options are: Enabled (Default), Disabled
When enabled, allows one more wait state cycle delay~ when the PCI master drive writes data
inform-
by
be saved in
to
C
'
cjc
Award BIOS Setup
interrupt Assignments
BLOT
PCI Slot 1
PCI Slot 2
Slot3
PCI
Slot4
PCI
Load BIOS Defaults
BIOS defaults contàin the most appropriatc values parameters that allow minimum system performance. The OEM manufacturer may change the defaults through MODBTN be­fore the binary image bums into the'ROM.
Load
Setup Defaults
Selecting this field loads the factory defaults for BIOS and Chipset Features which
Slots
PCI
of
INTOFSLOT
A
B
C
D
A
B
C
D
A
B
C
D
A
B
i
C
D
system automatically detects.
the
4 -
INT OF VTl2CS05
A
B
C
D
B
C
D
A
C
D
A
B
D
A
B
C
the system
of
17
The options are: Enabled, Disabled (Default)
486-PI0-2
486-PI0-2
Loading...