April 1998
Revised October 1998
V320 8-Bit Registered Bus Transceiver
© 1998 Fairchild Semiconductor Corporation DS500149.prf www.fairchildsemi.com
V320
8-Bit Registered Bus Transcei ver
General Description
The V320 is an 8-bit universal bus transceiver designed for
high speed interfa cing with th e VME 320 ba ckplane. It has
output character isti cs op timi ze d for d rivi ng la rge c apa ci tive
loads and features modified input levels (V
IH/VIL
) for
increased noise immunity and reduced input skew. The
V320 functionalit y consists of bus transceiver circuits with
3-STATE, D-type flip-flops, an d control circuitry arranged
for multiplexed t ransmiss ion of d ata direct ly from the inp ut
bus or from the internal r egisters . Data on the A or B bus
will be clocked into the registers as the appropriate clock
pin goes to a high logic lev el. OE
and direction pins a re
provided to control the transceiver function. In the transceiver mode, dat a p re sen t a t the high impedan ce p or t m ay
be store d in ei the r th e A or B re gis t er or in bo t h . Th e s ele c t
controls can multiplex stored and real time (transparent
mode) data. The direction control dete rmines which bus
will receive data when the enable control OE
is active
LOW. In the isolation mode (OE
HIGH) A data may be
stored in the B regis ter and /or B data may be st ored in t he
A register.
Features
■ Independent registers for A and B buses
■ Multiplexed real-time and stored data
■ Guaranteed output skew
■ Guaranteed MOS (Multiple Output Switching) Specifica-
tions
■ Output switching specified for both 50 pF and 250 pF,
and 500 pF loads
■ Guaranteed simultaneous switching noise level (V
OLP
/
V
OLV
) and dynamic threshold performance (V
IHD/VILD
)
■ Glitch free power up/down high impedance for live insertion
■ BiCMOS technology for high drive and lo w power dissipation
■ −40°C to 85°C commercial temperature and V
CC
specifi-
cations
■ Modified specifications across V
CC
and temperature
(V
CC
= 5.0V ±1%, T = 25°C ± 20°C) present more realis-
tic system conditions
■ Available in TSSOP (MTC)
Ordering Code:
Device also available in Tape and Reel. Specify by appe nding suffix letter “X” to the ordering code.
Connection Diagram Pin Descriptions
Order Number Package Number Package Description
V320MTC MTC24 24-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm Wide
Pin Names Description
D Direction A-to-B (High) B-to A (Low)
OE
Output Enable (Active LOW)
CLKAB/SELAB A-to-B Clock/Select
CLKBA/SELBA B-to-A Clock/Select
A0–7 A Inputs/Outputs (TTL)
B0–7 B Inputs/Outputs (TTL)