Fairchild Semiconductor SI6933DQ Datasheet

September 2001
Si6933DQ
Dual 30V P-Channel PowerTrench

Si6933DQ
General Description
This P-Channel MOSFET is a rugged gate version of Fairchild's Semiconductor’s advanced PowerTrench process. It has been opt imized for power management applications requiring a wide range of gate drive voltage ratings (4.5V –20V).
Applications
Load switch
Battery protection
DC/DC conversion
Power management
G
2
S
2
S
2
D
2
G
1
S
1
S
1
D
1
TSSOP-8
Pin 1
Features
–3.5 A, –30 V, R R
Extended V
Low gate charge (8nC typical)
High performance trench te chnology for extremely
low R
DS(ON)
Low profile TSSOP-8 package
range (±20V) for battery applications
GSS
1 2 3 4
= 45 m @ VGS = –10 V.
DS(ON)
= 85 m @ VGS = –4.5V.
DS(ON)
8 7 6 5
Absolute Maximum Ratings T
o
=25
C unless otherwise noted
A
Symbol Parameter Ratings Units
V
Drain-Source Voltage –30 V
DSS
V
Gate-Source Voltage
GSS
ID Drain Current – Continuous (Note 1) –3.5 A – Pulsed –20
PD Power Dissipation for Single Operat i on (Note 1a) 1.0 W
TJ, T
STG
(Note 1b)
Operating and Storage Junction Temperature Range –55 to +150
±20
0.6
V
°C
Thermal Characteristics
R
θJA
Thermal Resistance, Junction-to-Ambient
(Note 1b)
(Note 1a) 100
125
°C/W
Package Marking and Ordering Information
Device Marking Device Reel Size Tape width Quantity
6933 Si6933DQ 13’’ 12mm 2500 units
2001 Fairchild Semiconductor Corporation
Si6933DQ Rev. B ( W)
Si6933DQ
Electrical Characteristics T
= 25°C unless otherwise noted
A
Symbol Parameter Test Conditions Min Typ Max Units Off Characteristics
BV
Drain–Source Breakdown Voltage
DSS
BVDSS T
I
Zero Gate Voltage Drain Current VDS = –24 V, VGS = 0 V –1
DSS
I
GSSF
I
GSSR
Breakdown Voltage Temperature Coefficient
J
Gate–Body Leakage, Forward VGS = –20 V, VDS = 0 V –100 nA
Gate–Body Leakage, Reverse VGS = 20 V, VDS = 0 V 100 nA
V
= 0 V, ID = –250 µA
GS
I
= –250 µA, Referenced to 25°C
D
–30 V
–22
mV/°C
µA
On Characteristics (Note 2)
V
Gate Threshold Voltage
GS(th)
VGS(th)TJ
R
DS(on)
Gate Threshold Voltage Temperature Coefficient
Static Drain–Source
On–Resistance
I
On–State Drain Current VGS = –10 V, VDS = –5 V –15 A
D(on)
V
= VGS, ID = –250 µA
DS
I
= –250 µA, Referenced to 25°C
D
VGS = –10 V, ID = –3.5 A V
= –4.5 V, ID = –2.5 A
GS
= –10 V, ID = –3.5 A, TJ=125°C
V
GS
–1 –1.8 –3 V
4.6
28
42 38
45 85 54
mV/°C
m
gFS Forward Transconductance VDS = –5 V, ID = –3.5 A 12 S
Dynamic Characteristics
C
Input Capacitance 854 pF
iss
C
Output Capacitance 215 pF
oss
C
Reverse Transfer Capacitance
rss
= –15 V, V
V
DS
f = 1.0 MHz
= 0 V,
GS
112 pF
Switching Characteristics (Note 2)
V
= –15 V, ID = –1 A,
t
Turn–On Delay Time 9 20 ns
d(on)
tr Turn–On Rise Time 14 20 ns t
Turn–Off Delay Time 29 60 ns
d(off)
tf Turn–Off Fall Time Qg Total Gate Charge 8 30 nC Qgs Gate–Source Charge 2.4 nC Qgd Gate–Drain Charge
DD
= –10 V, R
V
GS
V
= –15V, ID = –3.5 A,
DS
= –10 V
V
GS
GEN
= 6
15 20 ns
3 nC
Drain–Source Diode Characteristics and Maximum Ratings
IS Maximum Continuous Drain–Source Diode Forward Current –0.83 A VSD Drain–Source Diode Forward
Voltage
Notes:
1. R
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
θJA
the drain pins. R
a) R
is 100°C/W (steady state) when mounted on a 1 inch² copper pad on FR-4.
θJA
is 125°C/W (steady state) when mounted on a minimum copper pad on FR-4.
b) R
θJA
2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
is guaranteed by design while R
θJC
θCA
VGS = 0 V, IS = –0.83 A (Note 2) –0.7 –1.2 V
is determined by the user's board design.
Si6933DQ Rev. B ( W)
Loading...
+ 3 hidden pages