Fairchild Semiconductor 74VHC14N, 74VHC14MX, 74VHC14MTJD8, 74VHC14MTCX, 74VHC14MTC Datasheet

June 1993
Revised April 1999

74VHC14 Hex Schmitt Inverter

© 1999 Fairchild Semiconductor Corporation DS011617.prf www.fairchildsemi.com

74VHC14
Hex Schmi t t Inverter

General Description

The VHC14 is an advanced high speed CMOS Hex
Schmitt Inverter fabricated with silicon gate CMOS technol­ogy. It achieves the high speed operation similar to equiva­lent Bipolar Schottky TTL while maintaining the CMOS low
power dissipation. Pin co nfiguration and function are the
same as the VHC04 but the inputs have hysteresis
between the positive-going and negative-going input
thresholds, which are capable of transforming slowly
changing input signals in to sharply defined, jitte r-free out­put signals, thus pro viding grea ter noise ma rgin than co n­ventional inverters.

An input protection circuit en sures that 0V to 7V can be
applied to the input pins without re gard to the supply volt-

age. This device can be used to interface 5V to 3V systems
and two supply systems such as ba ttery back up . This cir­cuit prevents device destruction due to mi sma tche d s upp l y
and input voltages.

Features

■ High Speed: tPD = 5.5 ns (typ) at VCC = 5V

■ Low power dissipation: I

CC

= 2 µA (Max) at TA = 25°C

■ High noise immunity: V

NIH

= V

NIL

= 28% VCC (Min)

■ Power down protection is provided on all inputs

■ Low noise: V

OLP

= 0.8V (Max)

■ Pin and function compatible with 74HC14

Ordering Code:

Surface mount pack ages are also available on Tape and Reel. Specif y by appending the suffix letter “X ” to th e ordering code.

Logic Symbol

IEEE/IEC

Pin Descriptions

Connection Diagram

Truth Table

Order Number Package Number Package Description

74VHC14M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHC14SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC14MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC14N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Pin Names Description

A

n

Inputs

O

n

Outputs

AO

LH
HL

www.fairchildsemi.com 2

74VHC14

Absolute Maximum Ratings(Note 1) Recommended Operating

Conditions

(Note 2)

Note 1: Absolute maximum ratings are values beyond which the device
may be damage d o r hav e it s u seful life imp air ed. The dat a boo k s pec ifica­tions should be met, without exception, to ensure that the system design is
reliable over its p ower supp ly, temperature, and ou tput/input loading vari­ables. Fairchild does not recom mend operation outside data book specifica­tions.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Noise Characteristics

Note 3: Paramete r guaranteed by design.

Supply Voltage (VCC) −0.5V to +7.0V
DC Input Voltage (V

IN

) −0.5V to +7.0V

DC Output Voltage (V

OUT

) −0.5V to VCC + 0.5V

Input Diode Current (I

IK

) −20 mA

Output Diode Current (I

OK

) ±20 mA

DC Output Current (I

OUT

) ±25 mA

DC V

CC

/GND Current (ICC) ±50 mA

Storage Temperature (T

STG

) −65°C to +150°C

Lead Temperature (T

L

)

Soldering (10 seconds) 260°C

Supply Voltage (V

CC

) +2.0V to +5.5V

Input Voltage (V

IN

)0V to +5.5V

Output Voltage (V

OUT

) 0V to V

CC

Operating Temperature (T

OPR

) −40°C to +85°C

Symbol Parameter

V

CC

TA = 25°CT

A

= −40°C to +85°C

Units Conditions

Min Typ Max Min Max

V

P

Positive Threshold Voltage 3.0 2.20 2.20

4.5 3.15 3.15 V

5.5 3.85 3.85

V

N

Negative Threshold Voltage 3.0 0.90 0.90

4.5 1.35 1.35 V

5.5 1.65 1.65

V

H

Hysteresis Voltage 3.0 0.30 1.20 0.30 1.20

4.5 0.40 1.40 0.40 1.40 V

5.5 0.50 1.60 0.50 1.60

V

OH

HIGH Level Output Voltage 2.0 1.9 2.0 1.9 VIN =V

IL

3.0 2.9 3.0 2.9 V IOH = −50 µA

4.5 4.4 4.5 4.4

3.0 2.58 2.48
V

IOH = −4 mA

4.5 3.94 3.80 IOH = −8 mA

V

OL

LOW Level Output Voltage 2.0 0.0 0.1 0.1 VIN = V

IH

3.0 0.0 0.1 0 .1 V IOL = 50 µA

4.5 0.0 0.1 0 .1

3.0 0.36 0.44
V

IOL = 4 mA

4.5 0.36 0.44 IOL = 8 mA

I

IN

Input Leakage Current 0–5.5 ±0.1 ±1.0 µAVIN = 5.5V or GND

I

CC

Quiescent Supply Current 5.5 2.0 20.0 µAVIN = VCC or GND

Symbol Parameter

V

CC

TA = 25°C

Units Conditions

Typ Limits

V

OLP

(Note 3)

Quiet Output Maximum Dynamic V

OL

5.0 0.4 0.8 V

CL = 50 pF

V

OLV

(Note 3)

Quiet Output Minimum Dynamic V

OL

5.0 −0.4 −0.8 V

CL = 50 pF

V

IHD

(Note 3)

Minimum HIGH Level Dynamic Input Voltage

5.0 3.5 V

CL = 50 pF

V

ILD

(Note 3)

Maximum LOW Level Dynamic Input Voltage

5.0 1.5 V

CL = 50 pF