Fairchild Semiconductor 74LVX125SJX, 74LVX125SJ, 74LVX125MX, 74LVX125MTCX, 74LVX125MTC Datasheet

...
February 1994 Revised March 1999
74LVX125 Low Voltage Quad Buffer with 3-STATE Outputs
© 1999 Fairchild Semiconductor Corporation DS012007.prf www.fairchildsemi.com
74LVX125 Low Voltage Quad Buffer with 3-STATE Outputs
General Description
The LVX125 contains four independent non -inverting buff­ers with 3-STATE outputs. The inputs tolerate voltag es up to 7V allowing the interface of 5V systems to 3V systems.
Features
Input voltage level translation from 5V to 3V
Ideal for low power/low noise 3.3V applications
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Ordering Code:
Devices also availab le in Tape and Reel. Specify by appending su ffix let te r “X” to the ordering code .
Logic Symbol
IEEE/IEC
Pin Descriptions
Connection Diagram
Truth Ta ble
H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance X = Immaterial
Order Number Package Number Package Description
74LVX125M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow 74LVX125SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LVX125MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
A
n
Inputs
OE
n
Output Enable Inputs
O
n
Outputs
Inputs Output
OE
n
A
n
O
n
LLL LHH HXZ
www.fairchildsemi.com 2
74LVX125
Absolute Maximum Ratings(Note 1) Recommended Operating
Conditions
(Note 2)
Note 1: The “Absolute Maximum Ratin gs” are those v alues beyon d which the safety of the dev ice cannot be guaranteed. T he device sh ould not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommend ed O peratin g Cond itions” t able w ill defin e the co ndition s for actual device operation.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Noise Characteristics
(Note 3)
Note 3: Input tr = tf = 3 ns
Supply Voltage (VCC) −0.5V to +7.0V DC Input Diode Current (I
IK
) VI = 0.5V 20 mA
DC Input Voltage (V
I
) −0.5V to +7.0V
DC Output Diode Current (I
OK
)
V
O
= 0.5V 20 mA
V
O
= VCC + 0.5V +20 mA
Output Voltage (V
O
) −0.5V to VCC + 0.5V
DC Output Source/Sink Current (I
O
) ±25 mA
DC V
CC
or Ground Current
(I
CC
or I
GND
) ±50 mA
Storage Temperature Range (T
STG
) −65°C to +150°C
Power Dissipation 180 mW
Supply Voltage (V
CC
) 2.0V to 3.6V
Input Voltage (V
I
) 0V to 5.5V
Output Voltage (V
O
) 0V to V
CC
Operating Temperature (TA) −40°C to +85°C Input Rise and Fall Time (∆t/∆V) 0 ns/V to 100 ns/V
Symbol Parameter
V
CC
(V)
TA = 25°CT
A
= 40°C to +85°C
Units Conditions
Min Typ Max Min Max
V
IH
HIGH Level 2.0 1.5 1.5 Input Voltage 3.0 2.0 2.0 V
3.6 2.4 2.4
V
IL
LOW Level 2.0 0.5 0.5 Input Voltage 3.0 0.8 0.8 V
3.6 0.8 0.8
V
OH
HIGH Level 2.0 1.9 2.0 1.9 V
IN
= VIL or I
OH
= 50 µA
Output Voltage 3.0 2.9 3.0 2.9 V V
IH
I
OH
= 50 µA
3.0 2.58 2.48 I
OH
= 4 mA
V
OL
LOW Level 2.0 0.0 0.1 0.1 V
IN
= VIL or I
OL
= 50 µA
Output Voltage 3.0 0.0 0.1 0.1 V V
IH
I
OL
= 50 µA
3.0 0.36 0.44 I
OL
= 4 mA
I
OZ
3-STATE Output 3.6 ±0.25 ±2.5 µAVIN = VIH or V
IL
Off-State Current V
OUT
= VCC or GND
I
IN
Input Leakage 3.6 ±0.1 ±1.0 µAVIN = 5.5V or GND Current
I
CC
Quiescent Supply 3.6 4.0 40.0 µAVIN = VCC or GND Current
Symbol Parameter
V
CC
(V)
TA = 25°C
Units
CL (pF)
Typ Limit
V
OLP
Quiet Output Maximum Dynamic V
OL
3.3 0.3 0.8 V 50
V
OLV
Quiet Output Minimum Dynamic V
OL
3.3 −0.3 −0.8 V 50
V
IHD
Minimum HIGH Level Dynamic Input Voltage 3.3 2.0 V 50
V
ILD
Maximum LOW Level Dynamic Input Voltage 3.3 0.8 V 50
Loading...
+ 3 hidden pages