Is Now Part of
To learn more about ON Semiconductor, please visit our website at
ON Semi conductor an d the ON Semico nductor logo a re trademar ks of Semicon ductor Comp onents Indus tries, L LC dba ON Semico nductor or it s subsidiari es in the United S tates and /or other coun tries. ON Se miconducto r owns the righ ts to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserve s the right
to make changes without f urther noti ce to any produc ts herein. ON S emicon ductor makes no warran ty, representat ion or guar antee regar ding the suitability of its pro ducts for any partic ular purpose, n or does ON Semic onductor as sume any liabilit y
arisin g out of the applica tion or us e of any product o r circui t, and specific ally dis claims any and all lia bilit y, includin g witho ut limit ation sp ecial, c onsequential or incidental da mages . Buye r is responsib le for it s products and a pplica tions us ing ON
Semic onductor pr oducts, inc luding complia nce with all law s, regulati ons and safet y requirem ents or stan dards, rega rdless of an y support or ap plications in formation p rovided by ON S emiconduc tor. “Typical ” parameter s which may be pr ovided in ON
Semic onductor data s heet s and/or s pecificatio ns can and do vary in diff erent a pplica tions an d actual perf ormance may var y over time. All o perat ing parameter s, including “Typical s” must b e validated for e ach cus tomer ap plicat ion by customer’s
techni cal exper ts. ON Semic onductor do es not conve y any license un der its pate nt rights no r the rights o f others. ON S emiconduc tor produc ts are not des igned, inte nded, or autho rized for use a s a critical c omponent in lif e support s ystems or an y FDA
Clas s 3 medical devi ces or medica l devices wit h a same or similar c lassificat ion in a foreign j urisdictio n or any device s intended for im plantation in t he human body. Sho uld Buyer pur chase or use ON S emiconduct or products f or any such unint ended
or unaut horized appli cation, Buy er shall indemn ify and hold O N Semiconduc tor and its of ficers, e mployees , subsidiari es, affilia tes, and dis tributor s harmless ag ainst all claim s, costs , damages, an d expenses , and reason able attorn ey fees aris ing out
of, dire ctly or indire ctly, any claim o f personal inj ury or death as sociated w ith such unint ended or unauth orized use, e ven if such claim a lleges that ON S emiconduc tor was neglig ent regardin g the design or ma nufacture o f the part. ON S emiconduct or
is an Equa l Oppor tunity/Affirm ative Action E mployer. This li terature is s ubject to all applicable c opyright la ws and is no t for resale in any manner.
www.onsemi.com
www.fairchildsemi.com
FSA642 — Evaluation Board User Guide
1. Introduction
This user guide is for the FSA642 evaluation board and is intended to complement the FSA642
datasheet. Technical or application-specific questions not addressed in this guide should be
directed to Fairchild’s technical support team. Please contact your Fairchild representative, visit
our website at www.fairchildsemi.com
This evaluation board is used to evaluate the high-speed performance of Fairchild’s differential
3PDT MIPI switch. SMA connectors are used for maintaining signal integrity of input and output
signals. The board is designed to pass differential clock or data signals without the use of onboard loads or terminations. Clock and data trace pairs are designed for 100Ω differential
impedance. For lab evaluation, a standard 50Ω pulse/data generator can supply signals into the
inputs and 50Ω terminated, high-bandwidth oscilloscope sampling heads can be used to
terminate the outputs.
Power Supply
Connectors
, or contact us at analogswitch@fairchildsemi.com.
CLKB
D1B
CLK
D2B
D1
D2
CLKA
Control Switches
(SW1, SW2)
D2A
D1A
Figure 1. Evaluation Board with Component Locations Labeled
Configuration of the device is simplified by on-board switches to enable/disable the device and
to control the output select manually. Signal trace layout follows the UMLP package pad layout,
with clock/data inputs at the left and multiplexed outputs at top, right and bottom.
© 2009 Fairchild Semiconductor Corporation 1 FSA642 FEB • Rev. 0.0.1