FQL40N50F
500V N-Channel MOSFET
FQL40N50F
September 2001
TM
FRFET
General Description
These N-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for high efficiency switch mode power supplies,
Features
• 40A, 500V, R
• Low gate charge ( typical 155 nC)
• Low Crss ( typical 95 pF)
• Fast switching
• 100% avalanche tested
• Improved dv/dt capability
• Fast recovery body diode ( max, 250ns )
= 0.11Ω @VGS = 10 V
DS(on)
where the body diode is used such as phase-shift ZVS,
basic full-bridge topology.
D
!
!
"
"
"
"
!
!
"
"
"
"
!
!
S
G
SD
Absolute Maximum Ratings T
TO-264
FQL Series
= 25°C unless otherwise noted
C
!
!
G
Symbol Parameter FQL40N50F Units
V
DSS
I
D
I
DM
V
GSS
E
AS
I
AR
E
AR
dv/dt Peak Diode Recovery dv/dt
P
D
Drain-Source Voltage 500 V
Drain Current
- Continuous (T
- Continuous (T
Drain Current - Pulsed
= 25°C)
C
= 100°C)
C
(Note 1)
40 A
25 A
160 A
Gate-Source Voltage ± 30 V
Single Pulsed Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Power Dissipation (TC = 25°C)
(Note 2)
(Note 1)
(Note 1)
(Note 3)
1800 mJ
40 A
46 mJ
20 V/ns
460 W
- Derate above 25°C 3.7 W/°C
T
, T
J
STG
T
L
Operating and Storage Temperature Range -55 to +150 °C
Maximum lead temperature for soldering purposes,
1/8" from case for 5 seconds
300 °C
Thermal Characteristics
Symbol Parameter Typ Max Units
R
θJC
R
θCS
R
θJA
©2001 Fairchild Semiconductor Corporation
Thermal Resistance, Junction-to-Case -- 0.27 °C/W
Thermal Resistance, Case-to-Sink 0.1 -- °C/W
Thermal Resistance, Junction-to-Ambient -- 30 °C/W
Rev. A2, September 2001
FQL40N50F
Electrical Characteristics T
= 25°C unless otherwise noted
C
Symbol Parameter Test Conditions Min Typ Max Units
Off Characteristics
BV
DSS
∆BV
DSS
/ ∆T
I
DSS
I
GSSF
I
GSSR
Drain-Source Breakdown Voltage
Breakdown Voltage Temperature
Coefficient
J
Zero Gate Voltage Drain Current
Gate-Body Leakage Current, Forward
Gate-Body Leakage Current, Reverse
= 0 V, ID = 250 µA
V
GS
I
= 250 µA, Referenced to 25°C
D
V
= 500 V, VGS = 0 V
DS
V
= 400 V, TC = 125°C
DS
V
= 30 V, VDS = 0 V
GS
= -30 V, VDS = 0 V
V
GS
500 -- -- V
-- 0.48 -- V/°C
-- -- 50 µA
-- -- 500 µA
-- -- 100 nA
-- -- -100 nA
On Characteristics
V
R
g
FS
GS(th)
DS(on)
Gate Threshold Voltage
Static Drain-Source
On-Resistance
Forward Transconductance
V
= VGS, ID = 250 µA
DS
= 10 V, ID = 20 A
V
GS
= 50 V, ID = 20 A
V
DS
(Note 4)
3.0 -- 5.0 V
-- 0.085 0.11 Ω
-- 29 -- S
Dynamic Characteristics
C
iss
C
oss
C
rss
Input Capacitance
Output Capacitance -- 880 1150 pF
Reverse Transfer Capacitance -- 95 120 pF
= 25 V, VGS = 0 V,
V
DS
f = 1.0 MHz
-- 5800 7500 pF
Switching Characteristics
t
d(on)
t
r
t
d(off)
t
f
Q
Q
Q
g
gs
gd
Turn-On Delay Time
Turn-On Rise Time -- 440 890 ns
Turn-Off Delay Time -- 350 700 n s
Turn-Off Fall Time -- 250 50 0 n s
Total Gate Charge
Gate-Source Charge -- 37 -- nC
Gate-Drain Charge -- 78 -- nC
= 250 V, ID = 40 A,
V
DD
= 25 Ω
R
G
V
= 400 V, ID = 40 A,
DS
V
GS
= 10 V
(Note 4, 5)
(Note 4, 5)
-- 140 290 ns
-- 155 200 nC
Drain-Source Diode Characteristics and Maximum Ratings
I
S
I
SM
V
SD
t
rr
Q
rr
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 2.0mH, IAS = 40A, VDD = 50V, RG = 25 Ω, Starting TJ = 25°C
3. ISD ≤ 40A, di/dt ≤ 450A/µs, VDD ≤ BV
4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature
©2001 Fairchild Semiconductor Corporation
Maximum Continuous Drain-Source Diode Forward Current -- -- 40 A
Maximum Pulsed Drain-Source Diode Forward Current -- -- 160 A
= 0 V, IS = 40 A
Drain-Source Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge -- 1.3 -- µC
Starting TJ = 25°C
DSS,
V
GS
= 0 V, IS = 40 A,
V
GS
/ dt = 100 A/µs
dI
F
-- -- 1.4 V
-- -- 250 ns
(Note 4)
Rev. A2, September 2001
Typical Characteristics
FQL40N50F
V
Top : 15 V
10 V
8.0 V
7.0 V
6.5 V
6.0 V
Botto m : 5.5 V
-1
GS
※
Notes :
1. 250μs Pulse Test
2. T
0
10
10
2
10
1
10
, Drain Current [A]
D
I
0
10
10
VDS , Drain-Source Voltage [V]
0.4
0.3
],
Ω
[
0.2
DS(on)
R
0.1
Drain-Source On-Resistance
0 30 60 90 120 150 180
VGS = 10V
VGS = 20V
※
ID , Drain Curren t [A]
= 25
C
1
Note : T
2
10
℃
1
10
0
10
, Drain Current [A]
D
I
℃
-1
10
246810
150
℃
25
℃
-55
※
Notes :
= 50V
1. V
DS
2. 250μs Pulse Test
VGS , Gate-Sou rc e Volta ge [V]
Figure 2. Transfer CharacteristicsFigure 1. On-Region Char act er i stic s
2
10
1
10
0
10
, Reverse Drain Current [A]
DR
I
℃
= 25
J
10
℃
150
℃
25
-1
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8
※
Note s :
= 0 V
1. V
GS
2. 250μs Pulse Test
VSD , Source-Drain Voltage [V]
Figure 3. On-Resistance Variation vs
Drain Current and Gate Voltage
Figure 4. Body Diode Forward Voltage
Variation with Source Current
and Temperature
12000
10000
Capacitance [pF]
8000
6000
4000
2000
C
= Cgs + Cgd (Cds = shorted)
iss
C
= Cds + C
oss
gd
C
= C
rss
gd
C
iss
C
oss
※
10
1
Note s :
1. V
= 0 V
GS
2. f = 1 MHz
C
rss
0
-1
10
0
10
VDS, Drain-Source Voltage [V]
12
10
8
6
4
, Gate-Source Voltage [V]
2
GS
V
0
0 30 60 90 120 150 180
QG, Tota l Gate Charge [n C]
VDS = 100V
VDS = 250V
VDS = 400V
※
Figure 5. Capacitance Characteristics Figure 6. Gate Charge Ch a ra ct eristics
Note : I
= 40 A
D
Rev. A2, September 2001©2001 Fairchild Semiconductor Corporation