Fairchild FDC654P service manual

May 2003
FDC654P
FDC654P
Single P-Channel Logic Level PowerTrench MOSFET
This P-Channel Logic Level MOSFET is produced using Fairchild’s advanced PowerTrench process. It has been optimized for battery power management applications.
Applications
Battery management
Load switch
Battery protection
Features
–3.6 A, –30 V. R R
Low gate charge (6.2 nC typical)
High performance trench technology for extremely
low R
DS(ON)
= 75 m @ VGS = –10 V
DS(ON)
= 125 m @ VGS = –4.5 V
DS(ON)
S
D
D
1 2
6 5
G
SuperSOT -6
TM
D
D
Absolute Maximum Ratings T
o
=25
C unless otherwise noted
A
3
4
Symbol Parameter Ratings Units
V
Drain-Source Voltage –30 V
DSS
V
Gate-Source Voltage
GSS
ID Drain Current – Continuous (Note 1a) –3.6 A – Pulsed –10
Maximum Power Dissipation (Note 1a) 1.6 W PD (Note 1b)
TJ, T
Operating and Storage Junction Temperature Range –55 to +150
STG
±20
0.8 °C
V
Thermal Characteristics
R
θJA
R
θJC
Thermal Resistance, Junction-to-Ambient (Note 1a) 78 Thermal Resistance, Junction-to-Case (Note 1) 30
Package Marking and Ordering Information
Device Marking Device Reel Size Tape width Quantity
.654 FDC654P 7’’ 8mm 3000 units
2003 Fairchild Semiconductor Corporation
°C/W °C/W
FDC654P Rev E1 (W)
FDC654P
Electrical Characteristics T
Symbol
Parameter Test Conditions Min Typ Max Units
= 25°C unless otherwise noted
A
Off Characteristics
BV
Drain–Source Breakdown Voltage
DSS
BVDSS TJ
I
Zero Gate Voltage Drain Current VDS = –24 V, VGS = 0 V –1
DSS
I
GSSF
I
GSSR
Breakdown Voltage Temperature Coefficient
Gate–Body Leakage, Forward VGS = 20 V, VDS = 0 V 100 nA
Gate–Body Leakage, Reverse VGS = –20 V, VDS = 0 V –100 nA
VGS = 0 V, ID = –250 µA ID = –250 µA,Referenced to 25°C
–30 V
–22
mV/°C
µA
On Characteristics (Note 2)
V
Gate Threshold Voltage
GS(th)
VGS(th)TJ
R
DS(on)
Gate Threshold Voltage Temperature Coefficient
Static Drain–Source
On–Resistance
VDS = VGS, ID = –250 µA ID = –250 µA, Referenced to 25°C
VGS = –10 V, ID = –3.6 A VGS = –4.5 V, ID = –2.7 A VGS = –10 V, ID = –3.6A,TJ=125°C
I
On–State Drain Current VGS = –4.5 V, VDS = –5 V –5 A
D(on)
–1 –1.9 –3 V
4
63
100
90
75 125 115
mV/°C
m
gFS Forward Transconductance VDS = –5 V, ID = –3.6 A 6 S
Dynamic Characteristics
C
Input Capacitance 298 pF
iss
C
Output Capacitance 83 pF
oss
C
Reverse Transfer Capacitance
rss
VDS = –15 V, V f = 1.0 MHz
= 0 V,
GS
39 pF
Switching Characteristics (Note 2)
t
Turn–On Delay Time 6 12 ns
d(on)
tr Turn–On Rise Time 13 23 ns t
Turn–Off Delay Time 11 20 ns
d(off)
tf Turn–Off Fall Time Qg Total Gate Charge 6.2 9 nC Qgs Gate–Source Charge 1 nC Qgd Gate–Drain Charge
VDD = –15 V, ID = –1 A, VGS = –10 V, R
GEN
= 6
VDS = –15 V, ID = –3.6 A, VGS = –10 V
6 12 ns
1.2 nC
Drain–Source Diode Characteristics and Maximum Ratings
IS Maximum Continuous Drain–Source Diode Forward Current –1.3 A VSD Drain–Source Diode Forward
Voltage
Notes:
1. R
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
θJA
the drain pins. R
Scale 1 : 1 on letter size paper
2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
is guaranteed by design while R
θJC
θCA
a) 78°C/W when
mounted on a 1in2 pad of 2 oz copper
VGS = 0 V, IS = –1.3 A (Note 2) –0.8 –1.2 V
is determined by the user's board design.
b) 156°C/W when mounted
on a minimum pad of 2 oz copper
FDC654P Rev E1(W)
Loading...
+ 3 hidden pages