High Noise Immunity: V
Power down protection is provided on all inputs
■
■
Pin and function compatible with 74HC221A
8.1ns (Typ.) at V
PD
CC
600µA (Max.) at T
CC
NIH
5V
CC
4µA (Max.) at T
A
V
28% V
NIL
25°C
CC
25°C
A
(Min.)
General Description
The VHC221A is an advanced high speed CMOS
Monostable Multivibrator fabricated with silicon gate
CMOS technology. It achieves the high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. Each multivibrator features both a negative, A, and a positive, B,
transition triggered input, either of which can be used as
an inhibit input. Also included is a clear input that when
taken LOW resets the one-shot. The VHC221A can be
triggered on the positive transition of the clear while A is
held LOW and B is held HIGH. The VHC221A is nonretriggerable, and therefore cannot be retriggered until
the output pulse times out. The output pulse width is
determined by the equation:
PW = (Rx)(Cx)
where,
PW is in seconds, R is in ohms, and C is in farads.
Limits for R
External capacitor, C
External resistors, R
An input protection circuit ensures that 0 to 7V can be
applied to the input pins without regard to the supply
voltage. This device can be used to interface 5V to 3V
systems and two supply systems such as battery back
up. This circuit prevents device destruction due to mismatched supply and input voltages.
and C
x
are:
x
: No limit
x
:V
x
CC
V
CC
2.0V, 5kΩ Min.
3.0V, 1 kΩ Min
Ordering Information
Package
Order Number
74VHC221AMM16A16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC221ASJM16D16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC221AMTCMTC1616-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the
ordering code.
1. Stand-by State
The external capacitor (Cx) is fully charged to V
the Stand-by State. That means, before triggering,
the Q
and Q
P
Rx/Cx node are in the off state. Two comparators that
relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.
2. Trigger Operation
Trigger operation is effective in any of the following
three cases. First, the condition where the A
LOW, and B input has a rising signal; second, where
the B input is HIGH, and the A input has a falling signal; and third, where the A
input is HIGH, and the CLR
After a trigger becomes effective, comparators C1
and C2 start operating, and Q
external capacitor discharges through Q
age level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage V
the output of C1 becomes LOW. The flip-flop is then
reset and Q
C2 continues operating.
After Q
starts rising at a rate determined by the time constant
of external capacitor Cx and resistor Rx.
transistors which are connected to the
N
input is LOW and the B
input has a rising signal.
is turned on. The
N
turns off. At that moment C1 stops but
N
turns off, the voltage at the Rx/Cx node
N
. The volt-
N
CC
input is
ref
Upon triggering, output Q becomes HIGH, following
in
some delay time of the internal F/F and gates. It stays
HIGH even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage V
the output Q goes LOW and C2 stops its operation.
That means, after triggering, when the voltage level
of the Rx/Cx node reaches V
MONOSTABLE state.
With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of
the IC, the width of the output pulse, t
follows:
t
W
3. Reset Operation
In normal operation, the CLR
CLR
output is held LOW and the trigger control F/F is
reset. Also, Q
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol Parameter Rating
V
V
V
I
I
OUT
I
T
CC
IN
OUT
I
IK
OK
CC
STG
T
Supply Voltage –0.5V to +7.0V
DC Input Voltage –0.5V to +7.0V
DC Output Voltage –0.5V to V
Input Diode Current –20mA
Output Diode Current ±20mA
DC Output Current ±25mA
DC V
/ GND Current ±50mA
CC
Storage Temperature –65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 260°C
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol Parameter Rating
V
CC
V
IN
V
OUT
T
OPR
t
, t
r
Notes:
1. Unused inputs must be held HIGH or LOW. They may not float.
2. The maximum allowable values of Cx and Rx are a function of the leakage of capacitor Cx, the leakage of the device,
and leakage due to board layout and surface resistance.
Susceptibility to externally induced noise signals may occur for Rx > 1 MΩ.
Supply Voltage 2.0V to +5.5V
Input Voltage 0V to +5.5V
Output Voltage 0V to V
Operating Temperature –40°C to +85°C
Input Rise and Fall Time (CLR only)
5. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current
consumption without load. Average operating current can be obtained by the equation:
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an
exhaustive list of all such trademarks.
®
ACEx
Across the board. Around the world.™
ActiveArray™
Bottomless™
Build it Now™
CoolFET™
CROSSVOLT™
CTL™
Current Transfer Logic™
DOME™
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER
ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S
WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body or
(b) support or sustain life, and (c) whose failure to perform
when properly used in accordance with instructions for use
2. A critical component in any component of a life support,
device, or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
provided in the labeling, can be reasonably expected to
result in a significant injury of the user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet IdentificationProduct StatusDefinition
Advance InformationFormative or In DesignThis datasheet contains the design specifications for product
development. Specifications may change in any manner without notice.
PreliminaryThis datasheet contains preliminary data; supplementary data will be
First Production
published at a later date. Fairchild Semiconductor reserves the right to
make changes at any time without notice to improve design.
No Identification NeededFull Production
This datasheet contains final specifications. Fairchild Semiconductor
reserves the right to make changes at any time without notice to improve
design.
ObsoleteNot In ProductionThis datasheet contains specifications on a product that has been
discontinued by Fairchild Semiconductor. The datasheet is printed for
reference information only.