74LVQ04
Low Voltage Hex Inverter
74LVQ04 Low Voltage Hex Inverter
February 1992
Revised June 2001
General Description
The LVQ04 contains six inverters.
Features
■ Ideal for low power/low noise 3.3V applications
■ Guaranteed simultaneous switching noise level and
dynamic threshold performan ce
■ Guaranteed pin-to-pin skew AC performance
■ Guaranteed incident wave switching into 75
Ω
Ordering Code:
Ordering Number Package Number Package Description
74LVQ04SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVQ04SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Devices also availab le in Tape and Reel. Specify by appending the suffix letter “X” to the o rdering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names Description
A
n
O
n
Inputs
Outputs
© 2001 Fairchild Semiconductor Corporation DS011343 www.fairchildsemi.com
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC) −0.5V to +7.0V
DC Input Diode Current (I
74LVQ04
V
= −0.5V −20 mA
I
= VCC + 0.5V +20 mA
V
I
DC Input Voltage (V
DC Output Diode Current (I
= −0.5V −20 mA
V
O
V
= VCC + 0.5V +20 mA
O
DC Output Voltage (V
)
IK
) −0.5V to VCC + 0.5V
I
)
OK
) −0.5V to VCC + 0.5V
O
DC Output Source
or Sink Current (I
DC V
or Ground Current
CC
or I
(I
CC
GND
Storage Temperature (T
) ±50 mA
O
) ±200 mA
) −65°C to +150°C
STG
DC Latch-Up Source or
Sink Current ±100 mA
Recommended Operating
Conditions
Supply Voltage (V
Input Voltage (V
Output Voltage ( VO) 0V to V
Operating Temperature (TA) −40°C to +85°C
Minimum Input Edge Rate (
from 0.8V to 2.0V
V
IN
V
@ 3.0V 125 mV/ns
CC
Note 1: The “Absolute Maximum Ratings” are those values bey ond which
the safety of the d evice cannot be guaranteed. The device sh ould not be
operated at these limit s. The parametric values defin ed in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recomme nded O peratin g Cond itions ” table will defin e the condition s
for actual device operation.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
(Note 2)
) 2.0V to 3.6V
CC
) 0V to V
I
∆V/∆t)
DC Electrical Characteristics
V
Symbol Parameter
V
IH
V
IL
V
OH
V
OL
I
IN
I
OLD
I
OHD
I
CC
V
OLP
V
OLV
V
IHD
V
ILD
Note 3: All outputs loaded; thresholds on input associated with output under test.
Note 4: Maximum test dura tio n 2. 0 ms, one output loade d at a time.
Note 5: Incident wave switching on transmission lines with impedan c es as low as 75Ω for commercia l t em perature range is gu aranteed for 74LVQ.
Note 6: Worst case package.
Note 7: Max number of outpu t s d ef ined as (n). Data inputs are driven 0V to 3.3V; one ou tp ut at GN D .
Note 8: Max number of Data Inputs (n) switching. (n − 1) inputs switching 0V to 3.3V. Input-under- test switchin g: 3.3V to thres hold (V
(V
IHD
Minimum High Level
Input Voltage or VCC − 0.1V
Maximum Low Level
Input Voltage or VCC − 0.1V
Minimum High Level 3.0 2.99 2.9 2.9 V I
Output Voltage
Maximum Low Level 3.0 0.002 0.1 0.1 V I
Output Voltage
Maximum Input
Leakage Current GND
Minimum Dynamic (Note 4) 3.6 36 mA V
Output Current 3.6 −25 mA V
Maximum Quiescent
Supply Current or GND
Quiet Output
Maximum Dynamic V
Quiet Output
Minimum Dynamic V
Maximum High Level
Dynamic Input Voltage
Maximum Low Level
Dynamic Input Voltage
) f = 1 MHz.
OL
OL
CC
(V) Typ Guaranteed Limits
3.0 1.5 2.0 2.0 V
3.0 1.5 0.8 0.8 V
3.0 2.58 2.48 V
3.0 0.36 0.44 V
3.6 ±0.1 ±1.0 µA
3.6 2.0 20.0 µA
3.3 0.8 1.1 V (Note 6)(Note 7)
3.3 −0.8 −1.1 V (Note 6)(Note 7)
3.3 1.7 2.0 V (Note 6)(Note 8)
3.3 1.6 0.8 V (Note 6)(Note 8)
TA = +25°CTA = −40°C to +85°C
Units Conditions
V
OUT
V
OUT
OUT
VIN = VIL or VIH (Note 3)
IOH = −12 mA
OUT
VIN = VIL or VIH (Note 3)
IOL = 12 mA
VI = VCC,
OLD
OHD
VIN = V
= 0.1V
= 0.1V
= −50 µA
= 50 µA
= 0.8V Max (Note 5)
= 2.0V Min (Note 5)
CC
) 0V to threshold
ILD
CC
CC
www.fairchildsemi.com 2