Fairchild 74LCX08 service manual

查询74LCX08SJX供应商

74LCX08
Low Voltage Quad 2-Input AND Gate

with 5V Tolerant Inputs

74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

March 1995
Revised February 2005

General Description

The LCX08 contains four 2- input AND gates. The inputs
tolerate voltages up to 7V allowing th e inter face of 5 V sys­tems to 3V systems.

The 74LVX08 is fabricated with advanced C MOS technol­ogy to achieve high speed operation while maintaining
CMOS low power dissipation.

Features

■ 5V tolerant inputs

■ 2.3V–3.6V V

■ 5.5 ns t

■ Power down high impedance inputs and outputs

■

r

24 mA output drive (VCC 3.0V)

■ Implements patented noise/EMI reduction circuitry

■ Latch-up performance exceeds JEDEC 78 conditions

■ ESD performance:

Human body model
Machine model ! 150V

■ Leadless Pb-Free DQFN package

specifications provided

CC

max (VCC 3.3V), 10 PA ICC max

PD

!

2000V

Ordering Code:

Order Number

74LCX08M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LCX08MX_NL

(Note 1)
74LCX08SJ M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX08BQX

(Note 2)
74LCX08MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LCX08MTCX_NL

(Note 1)

Devices also availab l e in Tape and Reel. Specify by appending the suffix let t er “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Note 1: “_NL” indicates Pb-Free product (per JEDE C J- ST D -020B). Device is av ailable in Tape and Reel only.
Note 2: DQFN package available in Tape and Reel only.

Package

Number

M14A Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

MLP014A Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC

MO-241, 2.5 x 3.0mm

MTC14 Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm

Wide

Package Description

© 2005 Fairchild Semiconductor Corporation DS012411 www.fairchildsemi.com

Logic Symbol

Connection Diagrams

74LCX08

Pin Descriptions

Pin Names Description

, B

A

n

n

O

n

IEEE/IEC

Inputs
Outputs

Pin Assignments for SOIC, SOP, and TSSOP

Pad Assignments for DQFN

(Top View)

www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 3)

Symbol Parameter Value Conditions Units

V
V
V
I

IK

I

OK

I

O

I

CC

I

GND

T

CC
I
O

STG

Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current

DC Output Source/Sink Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature



0.5 to 7.0 V



0.5 to 7.0 V



0.5 to VCC  0.5 Output in HIGH or LOW State (Note 4) V



50 VI  GND mA



50 VO  GND



50 VO ! V

r

50 mA

r

100 mA

r

100 mA



65 to 150

CC

mA

q

Recommended Operating Conditions (Note 5)

Symbol Parameter Min Max Units

V

V
V
I

OH/IOL

T

A

't/'

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated
at these limits. The para metric va lues defined in the Elec trical Cha racteristic s tables are n ot guarantee d at the A bsolute Ma ximum R atings . The “Recom-
mended Operating Conditions” table will define the conditions for act ual device operation.

Note 4: I
Note 5: Unused inputs must be he ld H I GH or LOW. They may not float.

Supply Voltage Operating 2.0 3.6

CC

Data Retention 1.5 3.6

Input Voltage 05.5V

I

Output Voltage HIGH or LOW State 0 V

O

Output Current VCC 3.0V  3.6V

Free-Air Operating T emperature

2.7V  3.0V

CC

2.3V  2.7V

V

CC



40 85

CC

r

24

r

12

r

8

V Input Edge Rate, VIN 0.8V–2.0V, VCC 3.0V 0 10 ns/V

Absolute Maximum Rating must be observed.

O

V

V

mAV

q

74LCX08

C

C

DC Electrical Characteristics

Symbol Parameter Conditions

V

V

V

V

I
I
I

'

IH

IL

OH

OL

I
OFF
CC

I

HIGH Level Input Voltage 2.3  2.7 1.7

LOW Level Input Voltag e 2.3  2.7 0.7

HIGH Level Output Voltage IOH 100 PA2.3

IOH = -8 mA 2.3 1.8
IOH 12 mA 2.7 2.2
IOH 18 mA 3.0 2.4

LOW Level Output Voltage IOL 100 PA2.3

Input Leakage Current 0 d VI d 5.5V 2.3  3.6
Power-Off Leakage Current VI or VO 5.5V 0 10
Quiescent Supply Current VI VCC or GND 2.3  3.6 10

Increase in ICC per Input VIH VCC 0.6V 2.3  3.6 500

CC

IOH 24 mA 3.0 2.2

IOL = 8mA 2.3 0.6
IOL 12 mA 2.7 0.4
IOL 16 mA 3.0 0.4
IOL 24 mA 3.0 0.55

3.6V d VI d 5.5V 2.3  3.6

3 www.fairchildsemi.com

V

2.7  3.6 2.0

2.3  3.6 0.8

TA 40qC to 85qC

CC

(V) Min Max



3.6 VCC  0.2



3.6 0.2

r

r

5.0

Units

V

V

V

V

P

A

P

A

P

10

A

P

A

AC Electrical Characteristics

40qC to 85qC, RL 500

T

A

74LCX08

Symbol Parameter

V

3.3V r 0.3V VCC 2.7V VCC 2.5V r 0.2V

CC

50 pF CL 50 pF CL 30 pF

C

L

Min Max Min Max Min Max

t

PHL

t

PLH

t

OSHL

t

OSLH

Note 6: Skew is defined as the absolute value of the difference between t he actual propaga t ion delay for any t w o separate outputs of t he same device. The
specification applies to any outputs swi tching in the same direc t ion, either HIGH-to- LOW (t

Propagation Delay 1.5 5.5 1.5 6.2 1.5 6.6

1.55.51.56.21.56.6

Output to Output Skew (Note 6) 1.0

1.0

) or LOW-to-HIGH (t

OSHL

OSLH

:

).

Dynamic Switching Characteristics

Symbol Parameter Conditions

V

OLP

Quiet Output Dynamic Peak V

OL

CL 50 pF, VIH 3.3V, VIL 0V 3.3 0.8
CL 30 pF, VIH 2.5V, VIL 0V 2.5 0.6

V

OLV

Quiet Output Dynamic Valley V

OL

CL 50 pF, VIH 3.3V, VIL 0V 3.3
CL 30 pF, VIH 2.5V, VIL 0V 2.5

V

CCTA

(V) Typical

25qC



0.8



0.6

Capacitance

Symbol Parameter Conditions Typical Units

C

IN

C

OUT

C

PD

Input Capacitance VCC Open, VI 0V or V
Output Capacitance VCC 3.3V, VI 0V or V

CC

CC

7pF
8pF

Power Dissipation Capacitance VCC 3.3V, VI 0V or VCC, f 10 MHz 25 pF

Units

ns

ns

Units

V

V

www.fairchildsemi.com 4